Hardware Mixed-signal ON Decoders Optimize to Using

S. Young Mourad Musallam, Jeffrey Spencer Bowles,

for

Atlanta, Technology, Georigia Institute of Hierarchies, Computing Novel into Research

Abstract

to deploy of are attening revented before rative SO, a could ption **ith** mixed-signal architecture, explored, provide methods to act.

running neural networks. A Nengo model can be a network to several architectures, where compression and input SHD elements are necesitated to meet memory required a network the model proposed has RMSEs between 0.1

The state of the model proposed has RMSEs between 1.1

The state of the model proposed has remained to meet memory required to meet memor offline imper s. LAS Ns, LAS Braindi consum went ds of computation is of computation. SNN which FPAAs and I designed for the server hosting the architecture to the Nengo model could be finished. description ot efficient methods consumption of citectures, of which efficient oę Reconfigurable development of operation development Braindrop,

Introduction

reduce the ransistor reducing transistor size. Two such methods are computing using event-based neural networks and operating on mixed-signal architectures. attempt to beyond ments consumption with increases in data collection, required The operation of efficient methods of computation is imperative to energy consumption of computation. As the rate of reductions in size have slowed, so has the rate of reductions in transis researchers ewise. As such, recomputer power likewise. reduce increased to consumption. Additionally, er have in methods processing power find additional m

brain, inspire researchers to model elements present in biological systems. Biological systems operate on continuous values in parallel rather; however, they operate slower, with higher variability, and lower reproducibility than modern, von Neumann digital systems. In this work, researchers will propose the usage of the least absolute shrinkage and selection operator operating on spiking neural network output, all operating on various mixed-signal as the mammalian such efficiency of biological methods of computation, architectures.


NNS) Networks **Spiking Neural**

network event-based l-forward embrane neuron, fications, neuron (AINN) design, SNNs exchange McCulloch-Pitts neuron for event-l neurons, such as the leaky integrate-and-fire neuron model, and feed-for networks for recurrent network architectures. Given these modifica SNNs access a continuous time domain not present in ANNs, which at operate on a distinct clock. In an LIF neuron, instantor threshold not not present in ANNs, which at threshold not not necessary. and feed biologically inspired neural networks s are all reconsidered to implement of more For the development

ASSO 一

The least absolute shrinkage and selection operator (LASSO) is a method of regression analysis which performs both variable selection and regularization. LASSO operates by performing ordinary least squares regression subject to an L1-norm constraint. This is similar to ridge regression, which has an L2-norm constraint instead; however, an L1-norm constraint allows elements to be sent to 0, hence the selection in LASSO. This allows LASSO to eliminate the impact of correlated covariates. Additionally, LASSO operates under the sparsity. input vector dimension n, $m \ll n$, and that the input vector X has high Where y is the output vector, the lagrangian form of LASSO is,

$$\min_{\beta \in \mathbb{R}^m} \frac{1}{n} ||y - X\beta||_2^2 + \lambda ||\beta||_1$$



constraints for a 2-dimensional From [3]. comparison Ridge and


n between Regression

Nengo

Nengo is an open-source framework for the creation, simulation, and deployment of SNNs. Nengo nodes present vectors of real-valued signals to neurons in the model. An ensemble is a collection of neurons with gains and biases, by default randomly distributed on a unit hypersphere, allowing the ensemble to act as a reservoir. A Nengo probe allows for a readout of neuron activity, where the addition of a solver can compute a weight matrix for a decoder. One builtin solver is the LstsqL1s, an elastic net which can be configured to act as LASSO. A Nengo network object contains the previously stated objects, and can be simulated for an amount of time using its run method. Nengo supports the automated mapping and deployment of network objects to several architectures with the import of a proper configuration creation, simulation, ors of real-valued signals t objects

Dataset (BHD) as a baseline and the Spiking Heidelberg Dataset (SHD) for a larger dataset, both in the size of each element and the overall number of elements, that is event-based. The BHD contains 14 real-valued attributes, one of which to be predicted, is median price. Alternatively, the SHD is composed of individual audio files from English and German speakers saying base-10 digits. By default, these audio files are pre-processed through an SNN to be represented as the times of activations for 700 different neurons and the activated neuron's id. The signals were transformed interval at the comprised of activations.

 ${f Method}$



realngo can Ver decoders, Nei allowing occur using ensembles to fit models to non-linear systems. From [4]. to neurons, ofusing upon input. B) By usires. C) Transformations curves at random spike trains to real-values. trains assigns tuning spikeasto be encoded Figure 2: A) Nengo values to be can convert

Architectures

analog Two unconventional architectures are studied: the field programmable array (FPAA) and Braindrop.

reconfigurable hardware which configure a mixture of computational logic blocks and computational analog blocks. Computational analog blocks contain a C4 bandpass filter, amplitude detector/filter, and a first order low pass filter [1]. In FPAAs, floating-gate transistors are activated across routing crossbars during synthesis to perform computation during routing. (FPGAs) are reconfigurable blocks, onal logic a mixture field programmable gate arrays computationalconfigure which FPAA: Whereas

no FPAA backend for Nengo, development must occur using the RASP toolchain. The current version of the tools are built in an Ubuntu 12.04 virtualbox virtual machine, and as such the toolchain requires communication with an email server managed by the creator of the RASP toolchain to receive compiled bitstreams. Through the duration of the experiment, this email server was not online, so bitstreams could not be received, making the use of the toolchain impossible. Additionally, the built in neuron type for the architecture is a hodgkin-huxley neuron. During compilation of descriptions containing the hh_neuron component, the component that maps to a hodgkin-


due to independent issues associated with both. For the FPAA, issues with the Reconfigurable Analog Signal Processor (RASP) toolchain prevented development of a hardware description designed for the FPAA. Since there is no FPAA backend for Nengo, development must occur using the RASP

Unfortunately, neither novel architecture could be tested for power efficiency

Results

huxley neuron on board, the compiler throws errors, further making compilation impossible. For Braindrop, the server hosting the architecture went offline before development of the Nengo model could be finished, and it will likely not go back online until the development of Brainstorm, the second iteration of the architecture, is finished. The only data collected was the root mean squared error (RMSE) of each digit trained on a CPU (Fig. 6).

re level er description level, the Braindrop architecture is designed for high lev programming. Additionally, Braindrop decodes using accumulative thinning, method to sparsify digital communication, hence reducing power buffe and hardware which need to be configured on accumulators in implemented s, including ac directly in rv devices, Braindrop: In contrast to FPAAs, رز مربن المادين الماد auxiliary several consumption. supported by [2].



0.050 0.100 0.075 0.025

oding fol

architecture

mean digitrooterror for every c through the model. *9*: *The* Figure

square passed

as

This is t well with LASSO. which were at a ma were fit values to seen in Figure 6. shown error squared the model as mean 0.11 e gathered, evidenced by the root 10.17 and at a minimum data

Discussion

architecture, and because the servers were down during and testing, an evaluation of the model on these architectures le. As such, no power usage data could be collected for these. Because there is no data for comparison, the power usage data ol, the CPU, has also been omitted from this study. Additionally, errors on the RASP toolchain when using hh_neuron blocks usage of SNNs on the FPAA architecture. associated with servers to the access experimenters did not have development and testing, an evas impossible. As such, no parchitectures. Because there is for the control, the CPU, has a compilation errors on the RA prevents the usage novel

Additionally,

memory

overflow, A is truncated and compressed to B (Fig. 5) comprised of b[i][j] where

 $b[i][j] = \sum_{k=0}^{\infty} \sum_{l=0}^{\infty} a[i+k][j+l]$

on's id. The signals were transformed into a 2d-a i[[j]] where a[i][j] = 1 if the i-th neuron fired at time j/dt 0, and dt is a timesetp chosen to be 1e-2 seconds. Addit a resulting size of 966000 elements, which causes a negative and a[i][i]

activated neuron's id. The signals comprised of a[i][j] where a[i][j] = 1 if

/ dt else 0, e e A has a r

(j+1) / because

Directions Future

To meet the goals outlined in this experiment, the experimenters require working access to mixed-signal architectures. For the FPAA, a RASP command line interface is under development; thus, no plans are currently in place to update the containerized RASP tools. And due to lack of time, communication with the administrators of the Braindrop server could not take place, nor would it be guaranteed that they would reinstate the server as they are occupied with manufacturing Brainstorm.

each spike train as a flattened input vector. The model will then have an ensemble composed of 500 neurons and dimension equal to the node. The node and ensemble will be linked through a default connection. An additional node of dimension 10 will then be connected to the ensemble using a default LstsqL1 solver, and the node will be probed. Finally, the model will be packaged in a Similarian training a default backaged in a Similarian training and the model will be probed.

LstsqL1 solver, and the node will be probed. Finally, the mode packaged in a Simulator object and simulated using the run method.

9

200

Since there is no FPAA backend for Nengo, two options exist to test LASSO models on FPAAs. Firstly, a Nengo FPAA backend could be created to allow automatic synthesis from Nengo models onto FPAAs. This is likely possible because a reconfigurable hardware backend for FPGAs already exists for Nengo. However, the creation of such a backend would require significant while Secondly, once because a reconfigurable hardware backend for FPGAs already exists to Nengo. However, the creation of such a backend would require significant expertise with both analog hardware and hardware synthesis. Secondly, on the RASP command line interface exists, the model could be transcribed only needing network g once Nengo and run, of the Neng Brainstorm, copied Jo structure Braindrop directly thecan be method to mimic the ng onto an FPAA. For reference the proper backend. model Nengo synthesizing the new online,

Additionally, because the usage of LASSO requires flattening the time domain of the input, the usage of a recurrent SNN might improve upon the accuracy of the network as it would maintain the time domain of its input. Legendre memory units show promise for this. Finally, additional datasets, such as datasets, additional well. as units show promise for this. Finally, could be used with this network model a memory NMIST, c

B

the compressed *x-axis* is time.

the

Right, i

A array truncated.

the

y-th neuron;

vertical axis represents the

Conclusion

The purpose of this experiment was to implement the LASSO into Nengo for the BHD and SHD datasets and to evaluate the power efficiency of the implementations on the FPAA and Braindrop mixed signal hardwares. SNNs, LASSO, and mixed-signal architectures all provide methods to decrease the power consumption of running neural networks, While the implementation of LASSO in Nengo was successful using a compression of the time domain of input vectors, expirementers lacked access to the resources necessary to test the power efficiency of the implementation. In the future, improvements on the FPAA RASP synthesis toolchain would be required to transfer the model onto its architecture, and Braindrop servers will need to be turned online to test the implementation on that architecture.

Cited Works

- A SoC," IEEE 6, pp. 2253-[1] S. George et al., "A Programmable and Configurable Mixed-Mode FPAA SoC Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 6, pp 2261, Jun. 2016, doi: 10.1109/TVLSI.2015.2504119.
 [2] A. Neckar et al., "Braindrop: A Mixed-Signal Neuromorphic Architecture W Dynamical Systems-Based Programming Model," Proc. IEEE, vol. 107, no. 1, pp 164, Jan. 2019, doi: 10.1109/JPROC.2018.2881432.
 [3] "Lasso (statistics)," Wikipedia. Accessed: Oct. 28, 2021. [Online]. Available: en.wikipedia.org/wiki/Lasso_(statistics)
 [4] T. Bekolay et al., "Nengo: a Python tool for building large-scale functional b models," Front. Neuroinform., vol. 7, 2014, doi: 10.3389/fninf.2013.00048.
 - Architecture With
- tool for building large-scale functional brain 2014, doi: 10.3389/fninf.2013.00048.

Aknowledgements

I would like to acknowledge Jeffrey Young at the Georgia Institute of Technology for his advisory and close tutelage in this research; Mourad Musellam for his collaboration and assistance in this research; Tom Conte at the Georgia Institute of Technology for directing me to Jeffery Young; Christopher Hogue at Choate Rosemary Hall for his teachings and advising; Harry Chen, Rhea Shea, Rohan Shivakumar, Praj Chirathivat, Anisa Murray, Dan Xiao, and Jessica Wu for their mutual support; Conor Brown for his constant support and kind words; and Claire Bowles, Dillon Bowles, Emma Catherine Bowles, and Carter Bowles for their loving support.