

Boolean Signals										
LD.MAR	GateMARMUX									
LD.MDR	GateMDR									
LD.REG	GatePC									
LD.CC	GateALU									
LD.PC	LD.IR									
MEM.EN										

Signal Name	Possible Values
ALUK	ADD, AND, NOT, PASSA
ADDR1MUX	PC, BaseR
ADDR2MUX	ZERO, offset6, PCoffset9, PCoffset11
PCMUX	PC+1, ADDER, BUS
MARMUX	ZEXT, ADDER
SR2MUX	SR2, SEXT
R.W	R (0), W (1)

CS2110 Reference Sheet

	15 14 13 12	11 10 9	8 7 6	5	4 3	2 1 0
ADD	0001	DR	SR1	0	00	SR2
ADD	0001	DR	SR1	1	in	nm5
	15 14 13 12	11 10 9	8 7 6	5	4 3	2 1 0

	15 14 13 12	11 10 9	8 7 6	5	4 3	2 1 0
AND	0101	DR	SR1	0	00	SR2
AND	0101	DR	SR1	1	in	nm5

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	U
NOT		10	01]	DR	,		SR	,		1	11	11	1	

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR		00	00		Ν	Z	Р			F	PC (offs	set	9		

	15 14 13 12	11	10 9	8	7 6	5	4	3	2	1	U
JMP	1100	(000	Ва	seR		0	00	00	0	
JSR	0100	1	PCoffset11								
JSRR	0100	0	00	Ва	seR		C	00	00	0	

	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
LD	0010		Ι	ρR		PCoffset9								
LDI	1010	Ι	ρR		PCoffset9									
LDR	0110 DR					BaseR offset6								
LEA	1110		Ι	ρR		PCoffset9								

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST		00	11			SR				F	PC (offs	set	9		
STI		10	11			SR		PCoffset9								
STR		01	11			\overline{SR}		В	ase	R		C	offs	et(- 3	

	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRAP	-	1111			00	00				tra	apv	vec	t8		

Assembler Name	Trap Vector
GETC	x20
OUT	x21
PUTS	x22
IN	x23
HALT	x25

Device Register	Addr
Keybd Status Reg	xFE00
Keybd Data Reg	xFE02
Display Status Reg	xFE04
Display Data Reg	xFE06