Gabriel Emerson ELEC 4200 – Lab 10 11/4/21

Lab 10: Sequential System Design Using ASM Charts

Goals:

The goal for this lab is to design and create a sequential system using ASM charts and methods. ASM is a new type of state machine that differs from the previous finite state machines that we have been using for the past few weeks. This is important because these machines are frequently used to make underlying systems in real world machines. This also helps the mindset of designing a machine based on a previously written chart or diagram.

Design Process:

Task 1 and 2 are the same program but doing two different things. The program is to design a 3 bit x 3 bit binary multiplier. This will use an accumulator, multiplier register, counter, and shifter. Task 3 will do a similar thing, but instead we will create a 4 bit x 4 bit multiplier using a ROM file. The first thing to do is create an ASM chart and then a block diagram. Then since we create a testbench for the first task, we can compare it to the simulation given in the lab writeup. An example chart and diagram are shown in Figure 1 and 2, then the given simulation is shown in Figure 3.




Figure 1

Block Diagram of 2-1 32x4 ROM Multiplicands Multipliers Multiplier Multiplier Multiplicand address Multiplicand address Asm Control Unit Asm Control Unit

Figure 2




Figure 3

Detailed Design:

Since Task 1 and 2 are the same program, the design should be the same. However, when trying to design this myself, I could accomplish task 1, but not task 2. The code I designed in shown in Figure 4. However, since I could not get the second task to work, the code given that does work in shown in Figure 5. And since we simulated task 1, the testbench used for that simulation is shown in Figure 6.

```
always 0(state or load or lsb)
begin
case(state)
idle_state: begin
if (load==1)
                                            begin
nextstate = bit_0_state;
end
else if(load==0)
                  else if (load==0)
begin
nextsate = idle_state;
end

//load_state: begin loab==1)
begin

load_state: begin
if (lab==1)
begin
begin
extstate = add_state;
oldstate = bit_0_state;
end
                                              end
else if(lsb==0)
                                         else if(18D==0)
begin
nextstate = shift_state;
oldstate = bit_0_state;
end
end
                    if (lsb==1)
begin
    nextstate = add_state;
    oldstate = bit_l_state;
end
else if(lsb==0)
begin
    nextstate = shift_state;
    oldstate = bit_l_state;
end
                    end
bit_2_state: begin
    //nextstate = add_state ;
                                            if (lsb=1)
begin metstate = add_state;
oldstate = bit_2_state;
ed
else if(lsb=0)
begin
nextstate = shift_state;
oldstate = bit_2_state;
end
                   begin
   nextstate = bit_1_state;
                                              end
else if (oldstate == bit_l_state)
                                            begin
nextstate = bit_2_state;
                                            end
else if (oldstate == bit_2_state)
begin
nextstate = finished_state;
end
    end
end
finished_state;
end
finished_state;
end
default: nextstate = idle_state; end
default: nextstate = idle_state;
endcase
end
   end

always @(state)
begin

case(state)

idle_state: begin

if(lcad==1)

begin

done=0; add=0; shift=0; bit_0=0; bit_1=0; bit_2=0;

---d

---d
                   end
add_state: begin
done=0; add=1; shift=0;
                    done=0, __
end
shift_state: begin
begin done=0; add=0; shift=1; end
                    begin wow...

end

finished_state: begin

done =1; add=0; shift=0; bit_0=0; bit_1=0; bit_2=0;

end

""" ^-0, bit 1=0; bit_2=0; end
      default: begin done=0; add=0; shift=0; bit_0=0; bit_1=0; bit_2=0; end endoase
module full adder(input a, input b, input cin, output s, output cout); assign s = ( (a^b) ^ cin); assign cout = ( ((a^b) & cin) | (asb) ); endmodule
module add_product(input [2:0] in1, input [2:0] in2, output [2:0] out_put, output carr_out);
wire outtl, outt2;
```

```
full_adder sum1(.s(in1[0]), .b(in2[0]), .cin(1'b0), .s(out_put[0]), .cout(out1) );
full_adder sum2(.a(in1[1]), .b(in2[1]), .cin(out1), .s(out_put[1]), .cout(out2) );
full_adder sum3(.a(in1[2]), .b(in2[2]), .cin(out2), .s(out_put[2]), .cout(carr_out) );
     module data_processor(Clk,load, multiplicand, multiplier, shift, add, done, lsb, product, count_done, bit_0, bit_1,bit_2);
input load, Clk, shift, add, done, bit_0,bit_1,bit_2;
input [2:0] multiplicand;
input [2:0] multiplier;
output reg lsb;
output reg count_done=0;
output reg [5:0] product;
               reg [6:0] sum;
reg [2:0] plier;
reg [2:0] plier_reg;
wire cout;
wire [2:0] mul_reg;
reg [2:0] count = 0;
                add_product addl(.inl(sum[5:3]) , .in2(multiplicand) , .out_put(mul_reg), .carr_out(cout));
               always @(posedge Clk)
begin
                       if(load) begin
    sum(6:0) = 7'b0000000;
    /count_done = 0;
    /count_fire() <= 3'b000;
    sum(6:3) = 4'b0000;
    /min(6:3) = 4'b0000;
    //product[5:0] <= 6'b000000;
    //plier_fer(2:0) <= 3'b0000;
    plier_reg(2:0) = 4'b0000;
    //plier_fire(2:0) <= miltiplier[2:0];
    plier_reg(2:0) == miltiplier[2:0];
    /lab <= multiplier[0];</pre>
                        else if(bit_0==1)
begin
   //lsb <= plier_reg[0];
if(add)
begin
   sum[6:3] = {cout, mul_reg};
end</pre>
                        if (shift)
begin
    sum[6:0] = {1'b0, sum[6:1]};
    lab = plier_reg[1];
end
end
                         else if(bit_l==1)
begin
                                  if(add)
begin
    sum[6:3] = {cout, mul_reg};
end
                        if (shift)
begin
    sum[6:0] = {1'b0, sum[6:1]};
    lab = plier_reg[2];
end
end
                         else if(bit_2==1)
begin
                                 begin
    sum[6:3] = {cout, mul_reg};
    //product[5:0] <= sum[5:0];
end</pre>
                                  if (shift)
begin
   sum[6:0] = {1'b0, sum[6:1]};
                        if (done)
begin
    product[5:0] <= sum[5:0];
end</pre>
                         product[5:0] = sum[5:0];
endmodule
```

Figure 4

Figure 5

```
module tb_3_3();
      reg clk, start, reset_b;
      reg [2:0] mcand;
      reg [2:0] mplier;
      wire done;
      wire [5:0] product;
     Multiplier_3_3 DUT(.done(done), .clock(clk), .Product(product), .Multiplicand(mcand),
                     .Multiplier(mplier), .Start(start), .reset_b(reset_b));
     initial begin
         clk=0; start=0; mcand=3'bll1; mplier = 3'bl01;
          #30 start = 1;
          #10 start= 0;
          #100 start=1; mcand = 3'b100; mplier = 3'b001;
          #10 start=0:
         #100 start=1; mcand = 3'bl11; mplier = 3'bl00;
          #10 start=0;
          end
      always #5 clk=~clk;
```

Figure 6

Task 3 was different by adding in a bit to make it a 4x4 bit multiplier, however, it also changed how the multiplier worked. Instead of using multiple lower level systems to add/shift bits into the correct place, task 3 uses a ROM file and the clock wizard to get the correct product. The code is shown below in Figure 7.

```
9 module multiplier_dx4(Ready, Moand, Molier, Start, clock, segments, AN, reset_b);
parameter dp_xidth = 4; // Set to width of datapath
wire [7:0] Product:
output req Ready: //also done
output [7:0] AN];
wire DOM_lock;
req [3:0] ones, tens, hundreds;
input [3:0] Meand, Mplier;
input Start, clock, reset_b;
                //perameter BC_sires 3: // Sire of bit counter
parameter S_idle= 3'b001, // one-hot code
S_add= 3'b010,
S_add= 3'b1010,
reg [2:0] state, next_state;
reg [3:0] A, B, O; // Sired for datapath
reg C;
reg [1:0] F;
reg [1:0] F;
reg [1:0] F;
reg [1:0] F;
                 // Miscellaneous combinational logic assign Product = (A, O); wire Zero = (P = 0); // counter is zero // Zero = -|F; // alternative //wire Ready = (state == 5_idle); // controller status
                 integer counter = 0;
                    reg [3:0] ROM [31:0];
wire [3:0] Multiplicand, Multiplier;
                    assign Multiplicand = MY_ROM[Mcand];
assign Multiplier = MY_ROM[Mplier+16];
initial $readmemb ("mcandsandmpliers.mem", MY_ROM, 0, 31);
                 wire [3:0] multiplicand;
wire [3:0] multiplicand;
wire [3:0] multiplier;
reg [3:0] ROW [31:0];
assign multiplicand = ROW[Moand];
assign multiplier = ROW[Mplier + 16];
initial $readmemb ("memory.mem", ROW, 0, 31);
                 // Control unit
always @ (posedge clock, negedge reset_b) begin//next state assignment
if (-reset_b) state <= S_idle;
else state <= next_state;</pre>
                  end
                 always %(state, Start, Q[0], Zero) begin//mext state logic

Decr_P = 0; //sco[3] will be carry bit

Load_regs=0;


Add_regs=0;

Shift_regs=0;

next_state = 5_idle; //default case
                        Case(state)
S_idle : begin if(Statt) begin next_state = S_add;
Load_regs = 1: end end
S_add : begin next_state = S_mbits: Decr_P=1;
if ([01) Add_regs=1: end
S_mbits : begin Shift_regs=1:
if(Con) next_state = S_idle;
else next_state = S_add; end
default : next_state = S_idle;
endcase
                 defi
endcase
end
                 //Datapath Unit
always &(posedge clock) begin //outputs
if (Load_regs) begin
   P <= 4; //P=dp_vidth;
   A <= 0; //accumulator
   C <= 0;
   B <= multiplicand;
   Q <= multiplier;
end
                             and  \begin{aligned} &\text{end} & \\ &\text{if } (P=0) \text{ Ready } <=1; \\ &\text{if } (P>0) \text{ Ready } <=0; \\ &\text{if } (Add_{\text{regg}}) | (C,A,Q) \leftarrow A+B; \\ &\text{if } (\text{Shifr_regg}) | (C,A,Q) \leftarrow (C,A,Q) >>1; \\ &\text{if } (\text{Decr_P}) \text{ } P<=P-1; \end{aligned} 
                  end
                 //convert product bits to bod
//reg [3:0] ones;
//reg [3:0] tens;
//reg [3:0] hundreds;
always @ (Product)
                 begin
ones = Product % 10;
tens = (Product / 10) % 10;
hundreds = Product / 100;
                 //7 segment display
wire clk_src_5MHz;
wire clk_src_500Hz;
wire lock_signal;
reg pulse_at_500Hz;
                 //Error with both clk_src_5Mhz and 500Hz clk_wiz_0 clk_SMHz(.clk_inl(clock), .clk_outl(clk_src_5MHz), .locked(DCM_lock));
                 clock divider divider (.clock in(clk src 5MHz), .clock out(clk src 500Hz));
               initial begin
   pulse_at_500Hz = 0;
end
                 always @(posedge clk_src_500Hz)
                          begin
    pulse_at_500Hz = ~pulse_at_500Hz;
end
                 bcd_to_7_seg seg1(.clk_in(clk_src_500Hz), .ones(ones), .segments(segments), .AN(AN), .tens(tens), .hundreds(hundreds));
     // bcd_converter_7_seg_seg7(.tens(tens), .ones(ones), .hundreds(hundreds), .v(Eroduct), .segments(segments), .AN(AN),
// .reset(reset_b), .clk_in(clock), .DCM_lock(DCM_lock));
 endmodule
```

Verification:

Task 1 firstly is tested by using a testbench to simulate the results, then both of these tasks are verified by programming them to the board and visually verifying the results. When verifying, we simply load the multiplicand and multiplier in the inputs and watch to see what the output is. In the case of task 1 and 2, we can also be sure to check if the done signal has gone high when the output number is correct. The simulation results for task 1 is shown below in Figure 8.



Conclusion:

What I learned in this lab is how ASM charts can be used to design complex control units. I also designed digital system to perform binary multiplication using the ASM chart technique to develop the control unit which interfaced to the datapath processing unit. I also learned more about testbenches, the clock_wizard, and ROM files. This lab did not go very well in comparison to the few weeks before but since this is the last lab, after learning this last bit about ASM's, we do not need these tasks to build off another.