Gabriel Emerson ELEC 4200 – Lab 11 11/18/21

Lab 11: Lab Final Project – Digital Alarm Clock

Goals:

The goal for this lab is to finish designing and present your own Lab final Project. For the final project I decided to design a digital alarm clock on the Nexys DDR4 Artic 7 FPGA board. The clock should be able to be set by the user and then proceed to keep track of that time on the board to mimic real time. The board should also be able to set the alarm at any time, then alarm at that time if the Alarm_on switch is set on. Then when the alarm is set, pressing the reset alarm button should turn the alarm back off and wait for more instructions. The clock should continue to work until either the full_reset button is pressed or the time is set again. Both the clock time and alarm time will be shown on the 8 separate 7 segment displays.

Design Process:

This project can be split into a few different parts. These parts being:

- 1. Getting the clock and alarm input
- 2. Operation of the clock
- 3. Comparing the clock and alarm to check for turning on alarm
- 4. Displaying the clock and alarm
- 5. Displaying alarm set high and resetting when turning alarm off

In some programs it is easier to read/debug if all of those processes are in different files or maybe even separate modules. However, I found it easier to keep all of these in the same module, so that there was no confusion with calling different variables from each file/module. The code is well commented to be able to find each section easily and is very easy to read. Since there was no overall project, there is no test or chart to follow to verify the design process.

Detailed Design:

Since this entire project is of our own idea and design, we have no exact design to follow. This means we can split things up however we seem fit, in order to solve this overall program. With this in mind, I decided to design this process in order of the process shown above going from 1 to 5. Then after finishing each section, would go back and comment heavily throughout that section so that I could easily debug later. The code used for the overall project is shown below in Figure 1.

**Note: In the creation of the clock, I have to use a decimal place on the 7 segment since the colon was not available from the Artix 7 constraint file.

**Note: There are two UUT's in this main file. These are only used by the IP Catalog and a divider file which are only used in the creation of a 1 second clock signal. Knowing this, we can assume these calls work since they are simple and only use one in and one out signal.

```
477
48
49
50
51
52
53
54
55
66
62
63
64
65
66
67
77
78
80
80
79
90
88
88
89
90
91
91
                                                         reg clk_ls; // 1-s clock
reg [3:0] tmp_ls; // count for creating 1-s clock
                                                     // counter for clock hour, minute and second
reg [5:0] tmm_bour, rmm_minute, tmm_second;
// The most significant hour digit of the temp clock and alarm. //
reg [1:0] chourla_houri!
// The least significant hour digit of the temp clock and alarm. //
reg [3:0] chourla_houri!
// The most significant minute digit of the temp clock and alarm. //
// The most significant minute digit of the temp clock and alarm. //
                                                     /* The most significant minute digit of the temp clock and alarm. //
For [3:0] c_minl_main!
/* The least significant minute digit of the temp clock and alarm. //
For [3:0] c_minl_main!
/* The most significant second digit of the temp clock and alarm. //
For [3:0] c_mcl_mech!
For [3:0] c_mcl_mech minute digit of the temp clock and alarm. //
For [3:0] c_mccl_mech._mech]
                                                                                                           Creating 10Hz clock**********/
                                                           wire clk5;
                                                         wire clk;
wire clk_out;
clk_wiz_0 UUT1 ( .clk_inl(clk), .clk_outl(clk5));
divider DUT1 (.clock_in(clk5), .clock_out(clk_out));
                                                         assign clk_out2 = clk_out; //TESTING PURPOSES assign clk_out3 = clk;
                                                     /minction [3:0] mod_10;
input [5:0] number;
begin
mod_10 = (number >= 50) ? 5 : ((number >= 40)? 4 : ((number >= 30)? 3 : ((number >= 20)? 2 : ((number >= 10)? 1 : 0))));
end
endfunction
                                                       always @(posedge clk_ls or posedge reset )
                                                         begin
if(reset) begin // reset high => alarm time to 00.00.00, alarm to low, clock to H in and M in and S to 00
                                     se begin

if[ID alarm) begin // ID alarm =1 => set alarm clock to H in, H in
a, hourd <= H inhi;
a, hourd <= H inhi;
a, hourd <= H inhi;
a, hin <= M inhi;
a
                       ### // ID tims =1 => set time to E_in, N_in

### point on E_init(0 + N_in0)

Imp_second = (M_init(0 + N_in0))

else begin // ID_tims =0 , clock operates normally

Imp_second <- tmp_second <- tmp_second > 80 then minute increases

Imp_second <- tmp_second > 80 begin // second > 80 then minute increases

Imp_second <- tmp_second <- tmp_second > 80 then minute increases

Imp_second <- tmp_second > 80 begin // minute > 80 then bour increases

Imp_second <- tmp_second <- tmp_second > 80 then minute increases

Imp_second <- tmp_second <- tmp_second >- 80 then minute increases

Imp_second <- tmp_second <
                                                           always 0(posedge clk_out or posedge reset)
```

```
begin

if(reset) begin

cle_ls <= 0;

cle_ls <= 0;

end

else begin

trup_ls <= trup_ls + 1;

if(trup_ls <= 5;

cle_ls <= 1;

cle_ls <= 1;

trup_ls <= 1;

end

else

clk_ls <= 1;

end

else

clk_ls <= 1;

end

end
                                                                                                        end
end
                                                                                                                       always 8(*) begin
if(tmp_hour>=0) begin
c_hour1 = 2;
end
else begin
if(tmp_hour>=10)
c_hour1 = 1;
else
c_hour1 = 0;
end
c_hour0 = c_hour1*10;
c_min1 = nod_10(tmp_minute);
c_min0 = tmp_hour - c_hour1*0;
c_min0 = tmp_minute - c_min1*10;
c_mec1 = nod_10(tmp_mecond);
c_mec0 = tmp_mecond) - c_mec1*10;
end
                                                                                                                            sasign M_outl = c_bourl; // the most significant hour digit of the clock sasign M_outl = c_bourl; // the least significant hour digit of the clock sasign M_outl = c_phall; // the hour significant hour digit for the clock sasign M_outl = c_phall; // the noor significant number digit of the clock sasign M_outl = c_phall; // the least significant number digit of the clock sasign S_outl = c_pecl; // the hour significant second digit of the clock sasign S_outl = c_pecl; // the least significant second digit of the clock
                                                                                                                       // Topgase Decoder controller """"

7 Segment Decoder controller """"

1 Cestiperas " 157 /760 Min clord creas control signal and low 16 bits (50MEI/2*16) regg [D-10] reggi //High for bits a control signal and low 16 bits as counter to divide clock frequency reg [D-10] ber_Lin //Segment Scientiss Control Signal reg dp;
182 | 183 | 184 | 185 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 | 187 |
                                                                                                        always@(posedge clk, posedge reset)
begin
if(reset)
    regN <= 0;
else
    regN <= regN + 1;
end</pre>
                                                                                                   regNf = regNf =: regNf :;

alwaye8 (clk) begin

case (regNfl=1:N=3))

3*b000:begin

an = 8*billilli0; //Select ist Digital Tube

begin = __emin0; //The number displayed by the tube is hew in control, showing the number entered by her

dp = dp_im(0);

end

3*b00:begin

an = 8*billilli0; //Select the second tube

begin = __emin1;

dp = dp_im(1);

end

3*b00:begin

an = 8*billilli0;

begin = __dp_im(2);

end

3*b00:begin

if (c_bourl == 1 c_bourl == 2) begin

an = 8*billilli0;

begin = __ebourl;

dp = dp_im(3);

end

dp = dp_im(3);

end

end

an = 8*billilli1;

begin = __bourl;

dp = dp_im(3);

end

else

an = 8*billilli1;

end

3*b00:begin
                                                                                                                                                                                             an = 8'b111111
end
3'b100:begin
an = 8'b11101111;
hex_in = a_min0;
                                                                an e *bilioilli;
bex_in = a_nin();

dp - dp_in(4);

end

objointesin

should be a since in a since 
                                                                                                                                                               end
endcase
end
                                                                                                                                                                         end

laway8(clk)
begin

case (der_in)

case (der_in
                                                                                                                                                                                                                                     endcase
sseg[7] = dp;
```

Figure 1

Verification:

Since this was a project of our own making, there was no testbench required in order to verify the functionality. However, I attempted to make my own testbench but since the main output I was testing had to be on a 7 segment decoder, it made this very difficult to test. This means the main way of testing this design is to upload the program to a board and visually verify all aspects of the clock. This means setting time, alarm, alarm going off (and being reset), clock functionality, correct display, and anything else that may need to be checked. After uploading and checking, I ran into just a couple problems before finally figuring it out and getting the digital alarm clock to work perfectly. I have no errors in my design.

Conclusion:

What I learned in this final project lab is how many ideas we have used throughout the semester can come together and create one large project that runs many of the smaller ideas, all at the same time. My biggest problem was trying to get the 7 segment controller to work correctly in order to refresh the displays correctly and fast enough to appear like the clock is running all at one time. After figuring this part out the rest of the design worked well besides a few small errors in the alarm function and running the clock. This final lab went really well since I was able to use a lot of previous ideas to get the basics working and combine that with new ideas that must be used to get the exact alarm clock that was designed.