

ELEC 2210 PRE-LAB COVER PAGE
Complete and attach this page to the front of your pre-lab.

Meeting # 1 Simulation of Logic Circuits
Title of Lab Experiment

Student Name: Emerson, Gabriel, T
Name (Last, First, MI)

Student Email: gte0002@auburn.edu
AU 7-character username

GTA: Paul Atilola
Name of your GTA

Section you are enrolled in: (Circle One): **1** 2 3 4 5 6 7 8


Date pre-lab submitted: (dd / mm / yy): 12/01/21

I hereby certify that this pre-lab work was performed and written by me exclusively.

Gabriel Emerson
Student signature

01/12/21
Date signed

1.



2.

a) Low

b) Binary: 1101
Decimal: 13

* In order of Question
 Q_0, Q_1, Q_2, Q_3

c) Binary: 0010
Decimal: 2

d) Borrow output sends a signal equal in width to the count down input when the counter underflows

Carry output sends signal equal in width to the count down when the counter overflows