

ELEC 2210 LABORATORY REPORT COVER PAGE
Complete and attach this page to the front of your lab report.

Meeting # 9 Mosfets & CMOS inverter
Title of Lab Experiment

Student Name: Emerson, Gabriel
Name (Last, First, MI)

Student Email: gte0002
AU 7-character username

GTA: Paul Atilola
Name of your GTA

Section you are enrolled in: (Circle One) 1 2 3 4 5 6 7 8

Date experiment performed (dd / mm / yy): 3/16/21

Date report submitted: (dd / mm / yy): 3/21/21

If you performed this experiment at a time other than your regularly scheduled section meeting:

Section # of the section you sat in on (Circle One): 1 2 3 4 5 6 7 8 Makeup

Name of the GTA who supervised your work: _____

I hereby certify that the contents of this report are true and complete to the best of my ability.
The lab work was performed by me exclusively, and this report was written by me exclusively.

[Signature]
Student signature

3/21/21
Date signed

Gabriel Emerson
ELEC 2210 – T 11:00
Experiment #9 MOSFETS and CMOS Inverter
03/16/2021

Introduction:

The goal of this lab was to practice using PMOS and NMOS transistors to better understand their I-V curves how to construct them as CMOS inverters. Students used ALD1105 chip to accomplish these goals. Information and experiences gained in this lab will help students better understand MOSFETS and CMOS inverter logic.

Step 1.1 and 1.2: NMOS/PMOS IDS-VDS and IDS-VGS Characteristics

Using the diagram from the lab manual, a circuit was constructed using the ALD1105 CMOS chip and the RC4558 operational amplifier. The IDS-VDS and IDS-VGS characteristics for NMOS were obtained using the LabView program and can be seen below. From this data, the first order theory can be verified and V_{DSAT} can be acquired. After getting this data, the V_{th} is $\sim 1V$.




Figure 1: NMOS IDS-VDS Characteristics




Figure 2: PMOS IDS-VGS Characteristics

| Vgs | V _{Dsat} | I _{dsat} |
|-----|-------------------|-------------------|
| 2 | 1V | 0.5mA |
| 3 | 2V | 1.6mA |
| 4 | 3V | 3.1mA |
| 5 | 4V | 4.7mA |
| 6 | 5V | 6.7mA |

Table 1: V_{Dsat} Calculations

Step 2.1 and 2.2: PMOS IDS-VDS and IDS-VGS Characteristics

Using the diagram from the lab manual, a circuit was constructed using the ALD1105 CMOS chip and the RC4558 operational amplifier. The IDS-VDS and IDS-VGS characteristics for PMOS were obtained using the LabView program and can be seen below. From this data, the first order theory can be verified and V_{Dsat} can be acquired. After getting this data, the V_{tn} is ~ 1V.




Figure 3: PMOS IDS-VDS Characteristics




Figure 4: PMOS IDS-VGS Characteristics

| Vgs | VDSat | Idsat |
|-----|-------|---------|
| -2 | -1V | -0.2mA |
| -3 | -2V | -0.55mA |
| -4 | -3V | -1.0mA |
| -5 | -4V | -1.6mA |
| -6 | -5V | -2.3mA |

Table 2: Table 1: V_{Dsat} Calculations

Step 3: CMOS Inverter

Using the diagram from the lab manual, the ALD1105 chip was used to construct a CMOS inverter. Then, using the function generator and the variable power supplies, the frequency and V_{DD} values were varied to see their effects on the graph. The delay of the inverter will be shortened by increasing V_{DD}.




Figure 5: CMOS Inverter 50 Hz V_{DD}=3V




Figure 6: CMOS Inverter 50 Hz V_{DD}=5V




Figure 7: CMOS Inverter 50 Hz VDD=7V




Figure 8: CMOS Inverter 10 Hz VDD=5V




Figure 9: CMOS Inverter 150 Hz VDD=5V

Step 4: CMOS Inverter Voltage Transfer Curve

In this step, the voltage transfer curve of the inverter will be measured. The same circuit from Step 3 was used, except the capacitor was removed and the A00 lead was moved to the inverter input instead of the function generator. The inverter switches logic values around 1.9V. This is because PMOS and NMOS transistors are not symmetric on ICs.




Figure 10: CMOS Voltage Transfer Curve

Conclusion:

This lab provided me with a better understanding of MOSFETs and CMOS inverters. The lab did a good job showing and explaining how the current behaves in the transistors. I particularly enjoyed the bonus and being able to wire up the oscillator. That part was more challenging than the rest of the lab. I seemed to have run into a few problems with the parts, but after handling that things become much easier. Other than that, I was able to complete the lab with no issues.

ELEC 2210 Lab Checklist

Student Name Gabriel Emerson

Meeting Date & Time T 11:00 GTA Name Paul Atilola

Section # 001 Station # _____

Meeting # & Title 9 Mosfets & CMOS inverter

Student Instructions: Fill in the items to be checked off by the GTA. When you are ready for checking off, notify the GTA. Include this sheet in your lab report.

GTA Instructions: Initial the student activities as requested in the experiment. Include comments as appropriate.

Part 1 NMOS/PMOS $I_{DS}-V_{DS}/I_{PS}-V_{GS}$ GTA Initials P.O.A.

Comments (GTA / Student):

Part 2 PMOS $I_{PS}-V_{DS}$ & $I_{DS}-V_{GS}$ GTA Initials P.O.A.

Comments (GTA / Student):

Part 3 CMOS inverter GTA Initials P.O.A.

Comments (GTA / Student):

Part 4 CMOS inverter Voltage transfer Curve GTA Initials P.O.A.

Comments (GTA / Student):

Cleanup Inspection GTA Initials P.O.A.