

Lab 11: Lab Final Project – Digital Alarm Clock

Goals:

The goal for this lab is to finish designing and present your own Lab final Project. For the final project I decided to design a digital alarm clock on the Nexys DDR4 Artix 7 FPGA board. The clock should be able to be set by the user and then proceed to keep track of that time on the board to mimic real time. The board should also be able to set the alarm at any time, then alarm at that time if the Alarm_on switch is set on. Then when the alarm is set, pressing the reset alarm button should turn the alarm back off and wait for more instructions. The clock should continue to work until either the full_reset button is pressed or the time is set again. Both the clock time and alarm time will be shown on the 8 separate 7segment displays.

Design Process:

This project can be split into a few different parts. These parts being:

1. Getting the clock and alarm input
2. Operation of the clock
3. Comparing the clock and alarm to check for turning on alarm
4. Displaying the clock and alarm
5. Displaying alarm set high and resetting when turning alarm off

In some programs it is easier to read/debug if all of those processes are in different files or maybe even separate modules. However, I found it easier to keep all of these in the same module, so that there was no confusion with calling different variables from each file/module. The code is well commented to be able to find each section easily and is very easy to read. Since there was no overall project, there is no test or chart to follow to verify the design process.

Detailed Design:

Since this entire project is of our own idea and design, we have no exact design to follow. This means we can split things up however we seem fit, in order to solve this overall program. With this in mind, I decided to design this process in order of the process shown above going from 1 to 5. Then after finishing each section, would go back and comment heavily throughout that section so that I could easily debug later. The code used for the overall project is shown below in Figure 1.

****Note:** In the creation of the clock, I have to use a decimal place on the 7 segment since the colon was not available from the Artix 7 constraint file.

****Note:** There are two UUT's in this main file. These are only used by the IP Catalog and a divider file which are only used in the creation of a 1 second clock signal. Knowing this, we can assume these calls work since they are simple and only use one in and one out signal.

```

2
3 module aclock (
4     input reset, // Active high reset pulse, to set the time to the input hour and minute (as defined by the H_in0, H_in1, M_in1, and M_in0 inputs) and the second to 00. It should also set
5     input clk_in, // A 10Hz input clock. This should be used to generate each real-time second.
6     input [1:0] H_in1, // A 2-bit input used to set the most significant hour digit of the clock (if LD_time=1), or the most significant hour digit of the alarm (if LD_alarm=1). Valid values
7     input [3:0] H_in0, // A 4-bit input used to set the least significant hour digit of the clock (if LD_time=1), or the least significant hour digit of the alarm (if LD_alarm=1). Valid values
8     input [3:0] M_in1, // A 4-bit input used to set the most significant minute digit of the clock (if LD_time=1), or the most significant minute digit of the alarm (if LD_alarm=1). Valid values
9     input [3:0] M_in0, // A 4-bit input used to set the least significant minute digit of the clock (if LD_time=1), or the least significant minute digit of the alarm (if LD_alarm=1). Valid values
10    input LD_time, // If LD_time=1, the time should be set to the values on the inputs H_in1, H_in0, M_in1, and M_in0. If LD_time=0, the clock should act
11    input LD_alarm, // If LD_alarm=1, the alarm time should be set to the values on the inputs H_in1, H_in0, M_in1, and M_in0. If LD_alarm=0, the clock should act normally.
12    input STOP_al, // If the Alarm (output) is high, then STOP_al=1 will bring the output back low.
13    input AL_ON, // If high, the alarm is ON (and Alarm will go high if the alarm time equals the real time). If low the alarm function is OFF.
14    output reg Alarm, // This will go high if the alarm time equals the current time, and AL_ON is high. This will remain high, until STOP_al goes high, which will bring Alarm back low.
15    output reg Alarm2,
16    //output [1:0] H_out1,
17    // The most significant digit of the hour. Valid values are 0 to 2.
18    //output [3:0] H_out0,
19    // The least significant digit of the hour. Valid values are 0 to 9.
20    //output [3:0] M_out1,
21    // The most significant digit of the minute. Valid values are 0 to 5.
22    //output [3:0] M_out0, // The least significant digit of the minute. Valid values are 0 to 9.
23    output [3:0] S_out1, // The most significant digit of the minute. Valid values are 0 to 5.
24    output [3:0] S_out0, // The least significant digit of the minute. Valid values are 0 to 9.
25    // Trying to get "seg working"
26    output reg [7:0] an,
27    //output DF,
28    output clk_out2,
29    output clk_out3,
30    output reg reset,
31    //output reg aflag,
32    //output reg rotate,
33    output reg [7:0] aseq
34);
35
36 wire [1:0] H_out1;
37 wire [3:0] H_out0;
38 wire [3:0] M_out1;
39 wire [3:0] M_out0;
40 //reg [3:0] S_out1;
41 //reg [3:0] S_out0;
42 wire [7:0] dp_in;
43 assign dp_in = 8'b10111011;
44
45 // internal signal
46
47 reg clk_1s; // 1-s clock
48 reg [3:0] tmp_1s; // count for creating 1-s clock
49
50 // counter for clock hour, minute and second
51 reg [3:0] tmp_hour, tmp_minute, tmp_second;
52 // The most significant hour digit of the temp clock and alarm.
53 reg [1:0] c_hour1, a_hour1;
54 // The least significant hour digit of the temp clock and alarm.
55 reg [3:0] c_hour0, a_hour0;
56 // The most significant minute digit of the temp clock and alarm.
57 reg [3:0] c_min1, a_min1;
58 // The least significant minute digit of the temp clock and alarm.
59 reg [3:0] c_min0, a_min0;
60 // The most significant second digit of the temp clock and alarm.
61 reg [3:0] c_sec1, a_sec1;
62 // The least significant second digit of the temp clock and alarm.
63 reg [3:0] c_sec0, a_sec0;
64
65 //*****Creating 10Hz clock*****
66 //*****Creating 10Hz clock*****
67 //*****Creating 10Hz clock*****
68 wire clk5;
69 wire clk_out;
70 clk_wis_0 WUT1 ( .clk_in1(clk), .clk_out1(clk5));
71 divider DUT1 ( .clock_in(clk5), .clock_out(clk_out));
72
73 assign clk_out2 = clk_out; //TESTING PURPOSES
74 assign clk_out3 = clk;
75
76 //*****function*****
77 //*****function*****
78 //*****function*****
79 function [3:0] mod_10;
80 input [5:0] number;
81 begin
82     mod_10 = (number >= 50) ? 5 : ((number >= 40) ? 4 : ((number >= 30) ? 3 : ((number >= 20) ? 2 : ((number >= 10) ? 1 : 0)))));
83 end
84 endfunction
85
86 //*****Clock operation*****
87 //*****Clock operation*****
88 //*****Clock operation*****
89 always @(posedge clk_1s or posedge reset)
90 begin
91     if(reset) begin // reset high => alarm time to 00.00.00, alarm to low, clock to H_in and M_in and S to 00
92         a_hour1 <= 2'b00;
93         a_hour0 <= 4'b0000;
94         a_min1 <= 4'b0000;
95         a_min0 <= 4'b0000;
96         a_sec1 <= 4'b0000;
97         a_sec0 <= 4'b0000;
98         tmp_hour <= H_in1*10 + H_in0;
99         tmp_minute <= M_in1*10 + M_in0;
100        tmp_second <= 0;
101    end
102    else begin
103        if(LD_alarm) begin // LD_alarm=1 => set alarm clock to H_in, M_in
104            a_hour1 <= H_in1;
105            a_hour0 <= H_in0;
106            a_min1 <= M_in1;
107            a_min0 <= M_in0;
108            a_sec1 <= 4'b0000;
109            a_sec0 <= 4'b0000;
110        end
111        if(LD_time) begin // LD_time=1 => set time to H_in, M_in
112            tmp_hour <= H_in1*10 + H_in0;
113            tmp_minute <= M_in1*10 + M_in0;
114            tmp_second <= 0;
115        end
116        else begin // LD_time=0, clock operates normally
117            tmp_second <= tmp_second + 1;
118            if(tmp_second >= 59) begin // second > 59 then minute increases
119                tmp_minute <= tmp_minute + 1;
120                tmp_second <= 0;
121                if(tmp_minute >= 59) begin // minute > 59 then hour increases
122                    tmp_minute <= 0;
123                    tmp_hour <= tmp_hour + 1;
124                    if(tmp_hour >= 24) begin // hour > 24 then set hour to 0
125                        tmp_hour <= 0;
126                    end
127                end
128            end
129        end
130    end
131 end
132
133 //*****Create 1-second clock*****
134 //*****Create 1-second clock*****
135 //*****Create 1-second clock*****
136 always @(posedge clk_out or posedge reset)

```

```

137 begin
138   if(reset) begin
139     tmp_is <= 0;
140     clk_is <= 0;
141   end
142   else begin
143     tmp_is <= tmp_is + 1;
144     if(tmp_is <= 5)
145       clk_is <= 0;
146     else if (tmp_is >= 10) begin
147       clk_is <= 1;
148       tmp_is <= 1;
149     end
150     else
151       clk_is <= 1;
152   end
153 end
154
155 //***** OUTPUT OF THE CLOCK *****//
156 //*****
157 //*****
158 always @(*) begin
159   if(tmp_hour>20) begin
160     c_hour1 = 2;
161   end
162   else begin
163     if(tmp_hour >= 10)
164       c_hour1 = 1;
165     else
166       c_hour1 = 0;
167   end
168   c_hour0 = tmp_hour - c_hour1*10;
169   c_min1 = mod_10(tmp_minute);
170   c_min0 = tmp_minute - c_min1*10;
171   c_sec1 = mod_10(tmp_second);
172   c_sec0 = tmp_second - c_sec1*10;
173 end
174
175 assign H_out1 = c_hour1; // the most significant hour digit of the clock
176 assign H_out0 = c_hour0; // the least significant hour digit of the clock
177 assign M_out1 = c_min1; // the most significant minute digit of the clock
178 assign M_out0 = c_min0; // the least significant minute digit of the clock
179 assign S_out1 = c_sec1; // the most significant second digit of the clock
180 assign S_out0 = c_sec0; // the least significant second digit of the clock
181
182 //*****
183 //***** 7 Segment Decoder controller *****//
184 //*****
185 localparam N_in = 10; // 10 bits clock crossover using low 16 bits (80MHz/2^16)
186 reg [N_in-1:0] regN; // High two bits as control signal and low 16 bits as counter to divide clock frequency
187 reg [3:0] hex_in; // Segment Selection Control Signal
188 reg dp;
189
190 always@(posedge clk, posedge reset)
191 begin
192   if(reset)
193     regN <= 0;
194   else
195     regN <= regN + 1;
196 end
197
198 always@ (clk) begin
199   case (regN[N-1:N-3])
200     3'b000:begin
201       an = 8'b11111110; //Select 1st Digital Tube
202       hex_in = c_sec0; //The number displayed by the tube is hex_in control, showing the number entered by hex0
203       dp = dp_in[0];
204     end
205     3'b001:begin
206       an = 8'b11111101; //Select the second tube
207       hex_in = c_min1;
208       dp = dp_in[1];
209     end
210     3'b010:begin
211       an = 8'b11111101;
212       hex_in = c_hour0;
213       dp = dp_in[2];
214     end
215     3'b011:begin
216       if (c_hour1 == 1 || c_hour1 == 2) begin
217         an = 8'b11110111;
218         hex_in = c_hour1;
219         dp = dp_in[3];
220       end
221       else
222         an = 8'b11111111;
223     end
224     3'b100:begin
225       an = 8'b11110111;
226       hex_in = a_min0;
227     end
228     dp = dp_in[4];
229     3'b101:begin
230       an = 8'b11011111;
231       hex_in = a_min1;
232       dp = dp_in[5];
233     end
234     3'b110:begin
235       an = 8'b10111111;
236       hex_in = a_hour0;
237       dp = dp_in[6];
238     end
239     default:begin
240       if (a_hour1 == 1 || a_hour1 == 2) begin
241         an = 8'b01111111;
242         hex_in = a_hour1;
243         dp = dp_in[7];
244       end
245       else
246         an = 8'b11111111;
247     end
248   endcase
249 end
250
251 always@ (clk)
252 begin
253   case (hex_in)
254     4'h0: sseg[6:0] = 7'b0000001; //Common anode digital tube
255     4'h1: sseg[6:0] = 7'b0001111;
256     4'h2: sseg[6:0] = 7'b0010010;
257     4'h3: sseg[6:0] = 7'b0000110;
258     4'h4: sseg[6:0] = 7'b0101100;
259     4'h5: sseg[6:0] = 7'b0100100;
260     4'h6: sseg[6:0] = 7'b0100000;
261     4'h7: sseg[6:0] = 7'b0001111;
262     4'h8: sseg[6:0] = 7'b0000000;
263     4'h9: sseg[6:0] = 7'b0000100;
264     4'ha: sseg[6:0] = 7'b0001000;
265     4'hb: sseg[6:0] = 7'b0100000;
266     4'hc: sseg[6:0] = 7'b0110001;
267     4'hd: sseg[6:0] = 7'b0000010;
268     4'he: sseg[6:0] = 7'b0110000;
269     default: sseg[6:0] = 7'b0111000;
270   endcase
271   sseg[7] = dp;

```

```

272 end
273
274 //***** Alarm Function*****
275 //***** Alarm Function*****
276 //***** Alarm Function*****
277 reg aflag,rotate;
278 always @(posedge clk_1s or posedge reset) begin
279     if(reset) begin
280         Alarm <= 0; Alarm2 <= 0; aflag <= 0; end
281     else begin
282         if((a_hour0,a_hour0,a_min0,a_min0,a_sec0,a_sec0)==(c_hour0,c_hour0,c_min0,c_min0,c_sec0,c_sec0))
283             begin // if alarm time equals clock time, it will pulse high the Alarm signal with AL_ON=1
284                 if(AL_ON) begin
285                     //aflag <= 1;
286                     Alarm <= 1; Alarm2 <= 1;
287                 end
288             end
289             if(STOP_al) begin
290                 Alarm <= 0; Alarm2 <= 0; // when STOP_al = 1, push low the Alarm signal
291                 //aflag <= 0;
292             end
293         end
294     end
295
296 // always @(posedge clk_1s) begin
297 //     if (aflag) begin
298 //         if (rotate == 1) begin
299 //             Alarm = 1;
300 //             Alarm2 = 0;
301 //             test = 1;
302 //         end
303 //         else begin
304 //             Alarm = 0;
305 //             Alarm2 = 1;
306 //             test = 0;
307 //         end
308 //         rotate = (rotate + 1) % 2;
309 //     end
310 // end
311 endmodule
312

```

Figure 1

Verification:

Since this was a project of our own making, there was no testbench required in order to verify the functionality. However, I attempted to make my own testbench but since the main output I was testing had to be on a 7 segment decoder, it made this very difficult to test. This means the main way of testing this design is to upload the program to a board and visually verify all aspects of the clock. This means setting time, alarm, alarm going off (and being reset), clock functionality, correct display, and anything else that may need to be checked. After uploading and checking, I ran into just a couple problems before finally figuring it out and getting the digital alarm clock to work perfectly. I have no errors in my design.

Conclusion:

What I learned in this final project lab is how many ideas we have used throughout the semester can come together and create one large project that runs many of the smaller ideas, all at the same time. My biggest problem was trying to get the 7 segment controller to work correctly in order to refresh the displays correctly and fast enough to appear like the clock is running all at one time. After figuring this part out the rest of the design worked well besides a few small errors in the alarm function and running the clock. This final lab went really well since I was able to use a lot of previous ideas to get the basics working and combine that with new ideas that must be used to get the exact alarm clock that was designed.