

# Systems and Networking I

Applied Computer Science and Artificial Intelligence  
2024-2025



**SAPIENZA**  
UNIVERSITÀ DI ROMA

Gabriele Tolomei

Dipartimento di Informatica  
Sapienza Università di Roma

[tolomei@di.uniroma1.it](mailto:tolomei@di.uniroma1.it)

# Problems Seen So Far

- Contiguous allocation
  - Hard to grow or shrink process memory
- Fragmentation
  - Frequent compaction needed
- Process entirely loaded
  - Swapping helps but it may be too inefficient

# Paging

- A memory management scheme that addresses the problems above

# Paging

- A memory management scheme that addresses the problems above
- The logical address space of a process is still **contiguous** but it is divided into **fixed-size blocks**, called **pages**

# Paging

- A memory management scheme that addresses the problems above
- The logical address space of a process is still **contiguous** but it is divided into **fixed-size blocks**, called **pages**
- Contiguous allocation is no longer required as logical pages can be mapped to **non-contiguous** physical **frames**

# Paging

- A memory management scheme that addresses the problems above
- The logical address space of a process is still **contiguous** but it is divided into **fixed-size blocks**, called **pages**
- Contiguous allocation is no longer required as logical pages can be mapped to **non-contiguous** physical **frames**
- External fragmentation is eliminated because pages have fixed size
  - Internal fragmentation may still occur though

# Paging

- A memory management scheme that addresses the problems above
- The logical address space of a process is still **contiguous** but it is divided into **fixed-size blocks**, called **pages**
- Contiguous allocation is no longer required as logical pages can be mapped to **non-contiguous** physical **frames**
- External fragmentation is eliminated because pages have fixed size
  - Internal fragmentation may still occur though

## 90/10 Rule

Processes spend **90%** of their time accessing only **10%** of their allocated memory space


# Paging: The Big Picture

page 0	$A_0$
page 1	$A_1$
page 2	$A_2$
page 3	$A_3$
page 4	$A_4$
page 5	$A_5$

Logical/Virtual Address Space  
of process  $A$



# Paging: The Big Picture



# Basic OS Responsibilities for Paging

- The OS has 2 main responsibilities:
  - mapping between logical pages and physical frames
  - translating logical addresses to physical addresses

# Basic OS Responsibilities for Paging

- The OS has 2 main responsibilities:
  - mapping between logical pages and physical frames
  - translating logical addresses to physical addresses
- All of this must be done efficiently!
  - Remember, memory addresses are referenced all the time

# Basic OS Responsibilities for Paging

- The OS has 2 main responsibilities:
  - mapping between logical pages and physical frames
  - translating logical addresses to physical addresses
- All of this must be done efficiently!
  - Remember, memory addresses are referenced all the time
- OS needs dedicated support for doing it → **Page Table**

# Page Table: Mapping Pages to Frames

0	$A_0$
1	$A_1$
2	$A_2$
3	$A_3$
4	$A_4$
5	$A_5$

OS	0
OS	1
$A_4$	2
	3
	4
$A_1$	5
	6
$A_2$	7
$A_0$	8
$A_3$	9
$A_5$	10

# Page Table: Mapping Pages to Frames

Lookup table to retrieve what frame a page is stored in

0	A <sub>0</sub>
1	A <sub>1</sub>
2	A <sub>2</sub>
3	A <sub>3</sub>
4	A <sub>4</sub>
5	A <sub>5</sub>

Page	Frame
0	8
1	5
2	7
3	9
4	2
5	10

OS	0
OS	1
A <sub>4</sub>	2
	3
	4
A <sub>1</sub>	5
	6
A <sub>2</sub>	7
A <sub>0</sub>	8
A <sub>3</sub>	9
A <sub>5</sub>	10

# Page Table: Mapping Pages to Frames

Lookup table to retrieve what frame a page is stored in

0	A <sub>0</sub>
1	A <sub>1</sub>
2	A <sub>2</sub>
3	A <sub>3</sub>
4	A <sub>4</sub>
5	A <sub>5</sub>

Page	Frame
0	8
1	5
2	7
3	9
4	2
5	10

OS	0
OS	1
A <sub>4</sub>	2
	3
	4
A <sub>1</sub>	5
	6
A <sub>2</sub>	7
A <sub>0</sub>	8
A <sub>3</sub>	9
A <sub>5</sub>	10

We have assumed **all** pages of a process are mapped to physical frames, but this is not always the case

# Page Table: Virtual to Physical Address

- Processes use virtual (logical) addresses to refer to memory (not page number!)



# Page Table: Virtual to Physical Address

- Processes use virtual (logical) addresses to refer to memory (not page number!)
- Virtual (logical) address space is still contiguous starting from 0


# Page Table: Virtual to Physical Address

- Processes use virtual (logical) addresses to refer to memory (not page number!)
- Virtual (logical) address space is still contiguous starting from 0
- Page table must ultimately translate virtual address to physical address

# Page Table: Virtual to Physical Address

virtual address consists of 2 parts:


- p: page number where the address resides
- offset: relative from the beginning of the page



# Page Table: Virtual to Physical Address

virtual address consists of 2 parts:


- p: page number where the address resides
- offset: relative from the beginning of the page



# Page Table: Virtual to Physical Address

virtual address consists of 2 parts:


- p: page number where the address resides
- offset: relative from the beginning of the page



# Page Table: Virtual to Physical Address

virtual address consists of 2 parts:


- p: page number where the address resides
- offset: relative from the beginning of the page



# Page Table: Virtual to Physical Address

virtual address consists of 2 parts:


- p: page number where the address resides
- offset: relative from the beginning of the page



# Page Table: Example of Address Translation

virtual address refers the 7th byte from the beginning of **page 8**

page table translates it to the 7th byte from the beginning of **frame 5**





# Paging as Dynamic Relocation

- Paging is an advanced form of dynamic relocation
- Each virtual address is bound by the page table to a physical address
- Page table can be seen just as a set of base (relocation) registers, one for each frame
- Mapping is invisible to the user process: the OS maintains the page table and translation happens in hardware (via the MMU)
- Protection is provided similarly to dynamic relocation (limit register)

# Paging: Steps

How does MMU use page table to translate a virtual address  $x$  into a physical address  $y$ ?

# Paging: Steps

How does MMU use page table to translate a virtual address **x** into a physical address **y**?

1. Get the page number (**p**) and the **offset** where the virtual address **x** resides

# Paging: Steps

How does MMU use page table to translate a virtual address **x** into a physical address **y**?

1. Get the page number (**p**) and the **offset** where the virtual address **x** resides
2. Use **p** to index into the page table to retrieve the frame number **f**

# Paging: Steps

How does MMU use page table to translate a virtual address  $x$  into a physical address  $y$ ?

1. Get the page number ( $p$ ) and the **offset** where the virtual address  $x$  resides
2. Use  $p$  to index into the page table to retrieve the frame number  $f$
3. Combine  $f$  with **offset** to obtain the physical address  $y$

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**



# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

$$\mathbf{p} = \mathbf{x} \mathbf{div} \mathbf{S}$$

page number

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

$$p = x \text{ div } S$$

page number

$$p = 27 \text{ div } 10 = 2$$

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

$$p = x \text{ div } S$$

page number

$$\text{offset} = x \text{ mod } S$$

offset

$$p = 27 \text{ div } 10 = 2$$

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

$$p = x \text{ div } S$$

page number

$$p = 27 \text{ div } 10 = 2$$

$$\text{offset} = x \text{ mod } S$$

offset

$$\text{offset} = 27 \text{ mod } 10 = 7$$

# Paging: Get **p** and **offset** from **x**

Suppose we have **50B** of physical memory available for user processes

Assume we use paging with page (frame) size **S = 10B**

Each process can generate virtual addresses in the range **[0, 49]**

Suppose a process generates virtual address **x = 27**

$$p = x \text{ div } S$$

page number

$$\text{offset} = x \text{ mod } S$$

offset

$$p = 27 \text{ div } 10 = 2$$

$$\text{offset} = 27 \text{ mod } 10 = 7$$

Address translation requires a **div** and a **mod** operation

# Paging: Implementation Details

- Page/frame numbers and page/frame sizes are determined by the architecture

# Paging: Implementation Details

- Page/frame numbers and page/frame sizes are determined by the architecture
- Page/frame sizes are typically a **power of 2**, ranging between 512B and 8192B (i.e., 8KiB)



# Paging: Implementation Details

- Page/frame numbers and page/frame sizes are determined by the architecture
- Page/frame sizes are typically a **power of 2**, ranging between 512B and 8192B (i.e., 8KiB)
- Powers of 2 make the translation from virtual to physical address easy (i.e., no need for **div** and **mod**)

# Paging: Implementation Details

- Page/frame numbers and page/frame sizes are determined by the architecture
- Page/frame sizes are typically a **power of 2**, ranging between 512B and 8192B (i.e., 8KiB)
- Powers of 2 make the translation from virtual to physical address easy (i.e., no need for **div** and **mod**)

Why?

# Paging: Why Power of 2?

- Virtual address is made of  $m$  bits

# Paging: Why Power of 2?

- Virtual address is made of  $m$  bits
  - Then, virtual address space (i.e., the set of bytes addressable by each user process) is  $2^m$  long, and ranges between  $[0, 2^m - 1]$

# Paging: Why Power of 2?

- Virtual address is made of  $m$  bits
  - Then, virtual address space (i.e., the set of bytes addressable by each user process) is  $2^m$  long, and ranges between  $[0, 2^m - 1]$
- Assume page (frame) size is  $2^n$ ,  $n < m$


# Paging: Why Power of 2?

- Virtual address is made of  $m$  bits
  - Then, virtual address space (i.e., the set of bytes addressable by each user process) is  $2^m$  long, and ranges between  $[0, 2^m - 1]$
- Assume page (frame) size is  $2^n$ ,  $n < m$
- The higher  $m - n$  bits of the virtual address indicates the **page number**

# Paging: Why Power of 2?


- Virtual address is made of  $m$  bits
  - Then, virtual address space (i.e., the set of bytes addressable by each user process) is  $2^m$  long, and ranges between  $[0, 2^m - 1]$
- Assume page (frame) size is  $2^n$ ,  $n < m$
- The higher  $m - n$  bits of the virtual address indicates the **page number**
- The low order  $n$  bits represent the **offset**

# Paging: Why Power of 2?







# Paging: Why Power of 2?



# Paging: Why Power of 2?




# Paging: Practical Details



# Paging: Practical Details

## NOTE

$m-n$  doesn't necessarily have to be equal to  $x$



# Paging: Practical Details

- Typical values of virtual address size is  $m = 32$  or  $64$  bits
  - The virtual address space is  $2^{32} = 4\text{GiB}$  or  $2^{64} = 16\text{EiB}$

# Paging: Practical Details

- Typical values of virtual address size is  $m = 32$  or  $64$  bits
  - The virtual address space is  $2^{32} = 4\text{GiB}$  or  $2^{64} = 16\text{EiB}$
- Typical values of page/frame sizes is  $n = 12$  bits
  - Each page/frame is  $2^{12} = 4\text{KiB}$

# Paging: Practical Details

- Typical values of virtual address size is  $m = 32$  or  $64$  bits
  - The virtual address space is  $2^{32} = 4\text{GiB}$  or  $2^{64} = 16\text{EiB}$
- Typical values of page/frame sizes is  $n = 12$  bits
  - Each page/frame is  $2^{12} = 4\text{KiB}$
- Assuming  $m = 32$  bits, there are  $2^{m-n} = 2^{20} = \sim 1\text{M}$  pages/frames
  - The page table has  $2^{20}$  entries (i.e., one for each page/frame)

# Paging: Practical Example

Suppose we have a virtual memory and a physical memory, both of size  $M = 1024\text{B}$  (1KiB)

Q1

How many bits are needed for a virtual/physical address (assuming single-byte addressing)



# Paging: Practical Example

Suppose we have a virtual memory and a physical memory, both of size  $M = 1024\text{B}$  (1KiB)

Q1

How many bits are needed for a virtual/physical address (assuming single-byte addressing)

R1

10 bits to address  $M = 1024$  bytes (both for virtual and physical address)

# Paging: Practical Example

Now, assume we use paging with page/frame size  $S = 16B$

Q2

How big is the page table? (i.e., how many pages/entries does it have to index?)

# Paging: Practical Example

Now, assume we use paging with page/frame size  $S = 16\text{B}$

Q2

How big is the page table? (i.e., how many pages/entries does it have to index?)

R2

$T = M / S = 1024 \text{ memory bytes} / 16 \text{ bytes per page} = 64 \text{ pages}$

# Paging: Practical Example

Q3

What is  $p$  and  $offset$  (i.e., how many bits for  $p$  and  $offset$ ?)

# Paging: Practical Example

Q3

What is  $p$  and  $offset$  (i.e., how many bits for  $p$  and  $offset$ ?)

R3

Our logical address is made of  $m = 10$  bits  
 $n = 4$  bits are used to represent the  $offset$ , as each page/frame is  $S = 16$  bytes  
 $m - n = 6$  bits are used to represent page number  $p$ , as there are  $T = 64$  pages

# Paging: Practical Example

Q4

Translate the virtual address  $x = 42$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

# Paging: Practical Example

Q4

Translate the virtual address  $x = 42$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

R4

$$p = x \text{ div } S = 42 \text{ div } 16 = 2$$

# Paging: Practical Example

Q4

Translate the virtual address  $x = 42$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

R4

$$p = x \text{ div } S = 42 \text{ div } 16 = 2$$



# Paging: Practical Example

Q4

Translate the virtual address  $x = 42$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

R4

$$p = x \text{ div } S = 42 \text{ div } 16 = 2$$

$$\text{offset} = x \text{ mod } S = 42 \text{ mod } 16 = 10$$

10th byte from the beginning of frame 37

# Paging: Practical Example 2

Suppose we still have a virtual memory and a physical memory, both of size  $M = 1024B$

# Paging: Practical Example 2

Suppose we still have a virtual memory and a physical memory, both of size  $M = 1024B$

Modern computers however operate natively on multiple of bytes (i.e., words) rather than single-byte. Typical values of word length is: 16, 32 or 64 bits.

If we assume 32-bit architecture (i.e., word = 32 bits = 4 bytes), virtual addresses refer to words instead of bytes

# Paging: Practical Example 2

Suppose we still have a virtual memory and a physical memory, both of size  $M = 1024B$

Modern computers however operate natively on multiple of bytes (i.e., words) rather than single-byte. Typical values of word length is: 16, 32 or 64 bits.

If we assume 32-bit architecture (i.e., word = 32 bits = 4 bytes), virtual addresses refer to words instead of bytes

Q1

How many bits are therefore needed to address the number of words available on  $M$ ?

# Paging: Practical Example 2

Suppose we still have a virtual memory and a physical memory, both of size  $M = 1024B$

Modern computers however operate natively on multiple of bytes (i.e., words) rather than single-byte. Typical values of word length is: 16, 32 or 64 bits.

If we assume 32-bit architecture (i.e., word = 32 bits = 4 bytes), virtual addresses refer to words instead of bytes

Q1

How many bits are therefore needed to address the number of words available on  $M$ ?

R1

8 bits to address  $M = 1024/4 = 256$  4-byte words

# Paging: Practical Example 2

Now, assume we still use paging with page/frame size  $S = 16\text{B}$

Q2

How big is the page table? (i.e., how many pages/entries does it have to index?)

# Paging: Practical Example 2

Now, assume we still use paging with page/frame size  $S = 16\text{B}$

Q2

How big is the page table? (i.e., how many pages/entries does it have to index?)

R2

$T = M / S = 1024 \text{ memory bytes} / 16 \text{ bytes per page} = 64 \text{ pages}$

# Paging: Practical Example 2

Q3

What is  $p$  and  $offset$  (i.e., how many bits for  $p$  and  $offset$ ?)



# Paging: Practical Example 2

Q3

What is  $p$  and  $offset$  (i.e., how many bits for  $p$  and  $offset$ ?)

R3

Our logical address is now made of  $m = 8$  bits  
 $n = 2$  bits are used to represent the  $offset$ , as each page/frame is:  
 $S = 16$  bytes =  $4 * 4$ -byte words  
 $m - n = 6$  bits are used to represent page number  $p$ , as there are still  
 $T = 64$  pages

# Paging: Practical Example 2

Q4

Translate the virtual address  $x = 7$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

# Paging: Practical Example 2

Q4

Translate the virtual address  $x = 7$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

Remember: now virtual address refers to a 4-byte word!

# Paging: Practical Example 2

Q4

Translate the virtual address  $x = 7$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

$S = 16 \text{ bytes} = 4 * 4\text{-byte}$   
**words**  
Must be expressed in terms  
of number of words

R4

$$p = x \text{ div } S = 7 \text{ div } 4 = 1$$

# Paging: Practical Example 2

Q4

Translate the virtual address  $x = 7$ , assuming the following page table

page	frame
0	12
1	5
2	37
3	0
...	..
63	29

R4

$$p = x \text{ div } S = 7 \text{ div } 4 = 1$$

$$\text{offset} = x \text{ mod } S = 7 \text{ mod } 4 = 3$$

3rd word from the beginning of frame 5

# How To Make Paging Efficient?

- A user process generates (virtual) memory addresses almost constantly through the CPU

# How To Make Paging Efficient?

- A user process generates (virtual) memory addresses almost constantly through the CPU
- Every time a user process references a virtual memory address this must be translated to a physical one

# How To Make Paging Efficient?

- A user process generates (virtual) memory addresses almost constantly through the CPU
- Every time a user process references a virtual memory address this must be translated to a physical one
- To do so, the MMU must access the page table



# How To Make Paging Efficient?

- Where should the page table be stored, then?

# How To Make Paging Efficient?

- Where should the page table be stored, then?
  - **Registers** → **PRO**: very fast **CON**: very expensive and limited

# How To Make Paging Efficient?

- Where should the page table be stored, then?
  - **Registers** → **PRO**: very fast **CON**: very expensive and limited
  - **Main Memory** → **PRO**: highest capacity **CON**: quite slow (every memory translation requires one extra memory access!)

# How To Make Paging Efficient?

- Where should the page table be stored, then?
  - **Registers** → **PRO**: very fast **CON**: very expensive and limited
  - **Main Memory** → **PRO**: highest capacity **CON**: quite slow (every memory translation requires one extra memory access!)
- Trade-off solution: **Translation Look-aside Buffer (TLB)**, namely a cache!

# Registers and Main Memory

- All memory accesses are equivalent: the memory hardware doesn't know what a particular part of memory is being used for

# Registers and Main Memory

- All memory accesses are equivalent: the memory hardware doesn't know what a particular part of memory is being used for
- CPU can only access its registers and main memory (any access to other devices, e.g., hard drive, requires data to be moved into main memory first)

# Registers and Main Memory

- All memory accesses are equivalent: the memory hardware doesn't know what a particular part of memory is being used for
- CPU can only access its registers and main memory (any access to other devices, e.g., hard drive, requires data to be moved into main memory first)
- Access to registers is very fast, generally one clock cycle

# Registers and Main Memory

- All memory accesses are equivalent: the memory hardware doesn't know what a particular part of memory is being used for
- CPU can only access its registers and main memory (any access to other devices, e.g., hard drive, requires data to be moved into main memory first)
- Access to registers is very fast, generally one clock cycle
- Access to main memory is comparatively slow, and may take several clock cycles to complete



# Cache Memory

- Bridge the gap between fast registers and slower main memory

# Cache Memory

- Bridge the gap between fast registers and slower main memory
- **Cache Memory:** on-chip (thereby, fast!) intermediary memory built into most modern CPUs

# Cache Memory

- Bridge the gap between fast registers and slower main memory
- **Cache Memory:** on-chip (thereby, fast!) intermediary memory built into most modern CPUs
- Several chunks of memory transferred from main memory to the cache

# Cache Memory

- Bridge the gap between fast registers and slower main memory
- **Cache Memory:** on-chip (thereby, fast!) intermediary memory built into most modern CPUs
- Several chunks of memory transferred from main memory to the cache
- Access individual memory locations one at a time from the cache rather than from memory directly

# Translation Look-aside Buffer (TLB)

- Essentially, a very fast L1-cache

# Translation Look-aside Buffer (TLB)

- Essentially, a very fast L1-cache
- Fully-associative memory that stores page numbers (keys) and frame numbers (values) where the former are stored

# Translation Look-aside Buffer (TLB)

- Essentially, a very fast L1-cache
- Fully-associative memory that stores page numbers (keys) and frame numbers (values) where the former are stored
- Memory accesses obey to the "locality" principle (memory references are often "close" to each other)

# Translation Look-aside Buffer (TLB)


- Essentially, a very fast L1-cache
- Fully-associative memory that stores page numbers (keys) and frame numbers (values) where the former are stored
- Memory accesses obey to the "locality" principle (memory references are often "close" to each other)
- Locality still holds for address translation




# Translation Look-aside Buffer (TLB)

- Essentially, a very fast L1-cache
- Fully-associative memory that stores page numbers (keys) and frame numbers (values) where the former are stored
- Memory accesses obey to the "locality" principle (memory references are often "close" to each other)
- Locality still holds for address translation
- Typical TLB sizes range from 8 to 2048 entries


# Translation Look-aside Buffer (TLB)




# Translation Look-aside Buffer (TLB)




# Translation Look-aside Buffer (TLB)




# Translation Look-aside Buffer (TLB)




# Translation Look-aside Buffer (TLB)



# Translation Look-aside Buffer (TLB)




# Translation Look-aside Buffer (TLB)





# Translation Look-aside Buffer (TLB)



# Translation Look-aside Buffer (TLB)

- TLB is a piece of hardware that is shared across all the processes

# Translation Look-aside Buffer (TLB)

- TLB is a piece of hardware that is shared across all the processes
- The same page number can be mapped to different frame number depending on the process running

# Translation Look-aside Buffer (TLB)

- TLB is a piece of hardware that is shared across all the processes
- The same page number can be mapped to different frame number depending on the process running
- We must ensure the TLB content is up-to-date w.r.t. the currently running process

# Translation Look-aside Buffer (TLB)

How to deal with multiple process and a single TLB?

# Translation Look-aside Buffer (TLB)

How to deal with multiple process and a single TLB?

- **2 setups:**
  - **basic:** at each context switch the content of the TLB is fully flushed and cleaned (cold-start → the first accesses will generate all TLB misses)

# Translation Look-aside Buffer (TLB)

How to deal with multiple process and a single TLB?

- **2 setups:**
  - **basic:** at each context switch the content of the TLB is fully flushed and cleaned (cold-start → the first accesses will generate all TLB misses)
  - **advanced:** TLB entries dumped and restored within the PCB or adding a so-called process context ID (PCID) to each entry (the CPU will use a TLB entry iff the PCID of that entry corresponds to the ID of the running process)

# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced



# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced

without TLB  
(i.e., Page Table full in memory)

# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced

without TLB

(i.e., Page Table full in memory)

$$T_{MA} = 2 * t_{MA}$$

# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced

without TLB

(i.e., Page Table full in memory)

$$T_{MA} = 2 * t_{MA}$$

with TLB

# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced

without TLB

(i.e., Page Table full in memory)

$$T_{MA} = 2 * t_{MA}$$

with TLB

$$T_{MA} = p * \underbrace{(t_{MA} + t_{TLB})}_{\text{TLB hit}} + (1-p) * \underbrace{(2 * t_{MA} + t_{TLB})}_{\text{TLB miss}}$$

# Memory Access Cost

$t_{MA}$  = physical memory access time

$t_{TLB}$  = lookup time on the TLB cache

(NOTE:  $t_{TLB} \ll t_{MA}$ )

$p$  = probability of TLB cache hit (i.e., *hit ratio*)

$T_{MA}$  = total time required to *actually* get to physical memory each time a virtual address is referenced

without TLB

(i.e., Page Table full in memory)

$$T_{MA} = 2 * t_{MA}$$

with TLB

$$T_{MA} = p * \underbrace{(t_{MA} + t_{TLB})}_{\text{TLB hit}} + (1-p) * \underbrace{(2 * t_{MA} + t_{TLB})}_{\text{TLB miss}}$$

The larger the TLB the higher the probability  $p$  of hit ratio, thereby decreasing the average memory access cost

# Additional Protection

- The page table can also help to protect processes from accessing memory they shouldn't

# Additional Protection

- The page table can also help to protect processes from accessing memory they shouldn't
- A bit or bits can be added to the page table to classify a page as read-write, read-only, read-write-execute, or combination of those

# Additional Protection

- The page table can also help to protect processes from accessing memory they shouldn't
- A bit or bits can be added to the page table to classify a page as read-write, read-only, read-write-execute, or combination of those
- Each memory reference can be checked to ensure it is accessing the memory in the appropriate mode



# Additional Protection

- The page table can also help to protect processes from accessing memory they shouldn't
- A bit or bits can be added to the page table to classify a page as read-write, read-only, read-write-execute, or combination of those
- Each memory reference can be checked to ensure it is accessing the memory in the appropriate mode
- Valid/invalid bits can be added to "mask off" entries in the page table that are not in use by the current process

# Additional Protection

- Valid/Invalid bits cannot block all illegal memory accesses, due to the internal fragmentation


# Additional Protection

- Valid/Invalid bits cannot block all illegal memory accesses, due to the internal fragmentation
- Many processes do not use all of the page table entries available, particularly in modern systems with very large potential page tables

# Additional Protection


- Valid/Invalid bits cannot block all illegal memory accesses, due to the internal fragmentation
- Many processes do not use all of the page table entries available, particularly in modern systems with very large potential page tables
- Some systems use a page-table length register (PTLR) to specify the length of the page table

# Additional Protection



valid/invalid bits can be used to flush TLB entries upon context switch if basic setup is used

# Additional Protection



valid/invalid bits can be used to flush TLB entries upon context switch if basic setup is used

any entry whose invalid bit is set will be discarded (and updated)

# Memory Initialization

1. Process requests for  $k$  pages

# Memory Initialization

1. Process requests for  $k$  pages
2. If  $k$  frames are free then allocate those to the process, otherwise free frames no longer needed (swapping-out)



# Memory Initialization

1. Process requests for  $k$  pages
2. If  $k$  frames are free then allocate those to the process, otherwise free frames no longer needed (swapping-out)
3. OS puts each page into a frame and sets the corresponding mapping into the page table (in main memory)

# Memory Initialization

1. Process requests for  $k$  pages
2. If  $k$  frames are free then allocate those to the process, otherwise free frames no longer needed (swapping-out)
3. OS puts each page into a frame and sets the corresponding mapping into the page table (in main memory)
4. OS marks all previous TLB entries as invalid (i.e., flushes the cache) or restores TLB entries from saved PCB

# Memory Initialization

1. Process requests for  $k$  pages
2. If  $k$  frames are free then allocate those to the process, otherwise free frames no longer needed (swapping-out)
3. OS puts each page into a frame and sets the corresponding mapping into the page table (in main memory)
4. OS marks all previous TLB entries as invalid (i.e., flushes the cache) or restores TLB entries from saved PCB
5. As process runs, OS loads TLB missed entries possibly replacing existing entries if TLB is full

# Saving/Restoring Memory Upon Context Switch

- The PCB must now contain:
  - The value of the Page Table Base Register (PTBR)
  - Possibly a copy of the TLB entries

# Saving/Restoring Memory Upon Context Switch

- The PCB must now contain:
  - The value of the Page Table Base Register (PTBR)
  - Possibly a copy of the TLB entries
- On a context switch:
  - Copy the PTBR value to the PCB
  - Copy the TLB to the PCB (optional)
  - Flush the TLB (if TLB is not saved to/restored from the PCB)
  - Restore the PTBR (i.e., with the value of the new running process)
  - Restore the TLB (if it was previously saved)

# Sharing Pages

- Paging systems can make it very easy to share blocks of memory

# Sharing Pages

- Paging systems can make it very easy to share blocks of memory
- Memory doesn't have to be contiguous anymore!

# Sharing Pages

- Paging systems can make it very easy to share blocks of memory
- Memory doesn't have to be contiguous anymore!
- Just duplicate page entries of different processes to the same page frames (both for code and data)



# Sharing Pages

- Only if code is **reentrant!**


# Sharing Pages

- Only if code is **reentrant**!
- It does not write to or change the code (i.e., it is non self-modifying)

# Sharing Pages


- Only if code is **reentrant**!
- It does not write to or change the code (i.e., it is non self-modifying)
- The code can be shared by multiple processes, as long as each has their own copy of the data and registers, including the instruction register

# Sharing Pages: Example



3 user processes are using the editor program ed

# Sharing Pages: Example



3 user processes are using the editor program ed

Only a **single copy** of the code of ed is actually loaded in main memory

# Paging: Summary

- A big improvement over **relocation**
- Eliminates the problem of external fragmentation and therefore the need for compaction
- Allows code sharing among processes, reducing memory footprint
- Enables processes to run when they are partially loaded

# Paging: Summary

- However, paging comes with its costs...
- Virtual/Physical address translation may be time consuming
- Hardware support like TLB cache is needed to make it efficient enough
- OS has to be inevitably more complex