## Lab: Matrix Sum

### 111062117, Hsiang-Sheng Huang

March 10, 2025

## 1 Why is the Original Program Slow?

The original program suffers from poor CPU cache utilization due to cache locality issues arising from an inefficient access pattern. Although the matrix, defined as mat[N][M], is stored in row-major order, the summation loop accesses elements in a column-first manner (using mat[j][i]). This causes each jump in the j index to access different cache lines, resulting in frequent cache misses and high cache miss rates, which substantially slow down the computation.

## 2 Verification with perf

```
[hpci@apollo31 111062117]$ perf stat -d ./mat_sum
took: 846 ms
sum: 160000000
Performance counter stats for './mat_sum':
            1.581.02 msec task-clock
                                                                                    1.000 CPUs utilized
                                                                                  4.428 /sec
0.000 /sec
98.908 K/sec
                               cpu-migrations
                               page-faults
cycles
stalled-cycles-frontend
      4,582,860,388
2,239,839,419
                                                                                   2.899 GHz
                                                                                  48.87% frontend cycles idle 21.18% backend cycles idle
                                stalled-cvcles-backend
                                                                                  1.07 insn per cycle
stalled cycles per insn
                                instructions
         436,320,711
                                                                                 275.974 M/se
                                                                                                                               .
(50.04%)
                                                                                    0.24% of all branches
                                branch-misses
                                                                                                                              (50.59%)
        ,772,350,001
172,158,835
                                L1-dcache-loads
L1-dcache-load-misses
                                                                                    1.121 G/sec
9.71% of all L1-dcache accesses
                                                                                                                              (50.60%)
(50.59%)
                                                                                                                              (40.47%)
         128,298,850
                                LLC-load-misses
         126.442.556
         1.581721992 seconds time elapsed
         1.325458000 seconds user
```

Figure 1: Performance before optimization

We measure the program's efficiency using perf:

- L1 data cache misses: Indicates how often requested data is not found in L1 cache.
- LLC (Last Level Cache) misses: Shows how frequently memory accesses result in expensive main memory fetches.
- Branch mispredictions and CPU cycles: To measure overall efficiency.

The high cache miss rates and CPU cycles suggest poor cache utilization and memory access patterns, leading to slow performance.

The further analysis will be shown in the Section 4.

# 3 Optimizing Performance

To improve performance, we modify the program to utilize **row-major access**:

```
for (int i = 0; i < N; i++) {
    for (int j = 0; j < M; j++) {
        sum += mat[i][j]; // Access matrix elements in row-major order
    }
}</pre>
```

By accessing matrix elements in row-major order, we ensure that consecutive elements are stored in contiguous memory locations. This enhances **cache locality** and reduces cache misses, leading to improved performance.

## 4 Verify Performance Improvements

We compare execution times and cache performance using perf before and after optimizations:

```
hpci@apollo31 111062117]$ perf stat -d ./mat_sum
took: 846 ms
sum: 160000000
Performance counter stats for './mat_sum':
             1,581.02 msec task-clock
                                                                                       1.000 CPUs utilized
                                                                                     4.428 /sec
0.000 /sec
98.908 K/sec
2.899 GHz
                                 context-switches cpu-migrations
                                 page-faults
cycles
      4,582,860,388
                                                                                     48.87% frontend cycles idle 21.18% backend cycles idle
                                                                                                                                  (39.29%)
(39.29%)
      2,239,839,419
                                 stalled-cycles-frontend
                                 stalled-cycles-backend
                                                                                    1.07 insn per cycle
stalled cycles per ins
      4,918,023,263
                                 instructions
         436,320,711
                                                                                   275.974 M/sec
                                 branches
                                                                                                                                   (50.04\%)
      1,772,350,001
172,158,835
                                 L1-dcache-loads
                                                                                       1.121 G/sec
                                                                                                                                   (50.60%)
                                                                                     9.71% of all L1-dcache accesses
81.149 M/sec (98.55% of all LL-cache accesses
                                                                                                                                  (50.59%)
(40.47%)
          128,298,850
                                 LLC-loads
         1.581721992 seconds time elapsed
         1.325458000 seconds user 0.249586000 seconds sys
```

Figure 2: Performance before optimization

```
pci@apollo31 111062117]$ perf stat -d ./mat_sum
um: 160000000
Performance counter stats for './mat_sum':
                                                                             1.000 CPUs utilized
0.822 /sec
0.000 /sec
128.588 K/sec
           1,216.11 msec task-clock
                              context-switches
                              cpu-migrations
page-faults
             156,378
     3,513,196,523
933,471,290
                                                                               2.889 GHz

26.57% frontend cycles idle
                              cycles stalled-cycles-frontend
                                                                                                                          (39.57%)
(40.38%)
        876,811,749
                               stalled-cycles-backend
                                                                               24.96% backend cycles idle
1.55 insn per cycle
                                                                                                                          (40.79%)
                              instructions
                                                                             stalled cycles per insn
416.612 M/sec
                                                                       0.17
                                                                                                               (50.66%)
       506,647,536
                              branches
     1,184,352
1,829,903,674
                                                                                0.23% of all branches
1.505 G/sec
                                                                                                                          (50.57%)
(49.75%)
                              L1-dcache-loads
                              L1-dcache-load-misses
LLC-loads
                                                                             1.22% of all L1-dcache accesses
657.287 K/sec
                                                                                                                          (49.33%)
(39.48%)
         22,302,602
             799,336
             893,944
                              LLC-load-misses
                                                                              111.84% of all LL-cache accesses
        1.216665233 seconds time elapsed
       0.932127000 seconds user 0.280771000 seconds sys
```

Figure 3: Performance after optimization

To evaluate the impact of cache optimization, we compare the performance metrics using perf stat -d./mat\_sum. Below are the key observations:

#### 4.1 Total Execution Time

Before optimization, the program took 1.5817 seconds, whereas after optimization, it was reduced to 1.2167 seconds, yielding an improvement of approximately 23.1%.

### 4.2 L1 Data Cache (L1-dcache)

- Before Optimization:
  - L1-dcache-loads: 1,772,350,001
  - L1-dcache-load-misses: 172,158,835 (9.71% miss rate)
- After Optimization:

- L1-dcache-loads: 1,829,903,674
- L1-dcache-load-misses: 22,302,602 (1.22% miss rate)
- Improvement: L1 cache miss rate dropped significantly from 9.71% to 1.22%, indicating better memory locality and efficient cache utilization.

### 4.3 Last Level Cache (LLC)

- Before Optimization:
  - LLC-loads: 128,298,850
  - LLC-load-misses: 126,442,556 (98.55% miss rate)
- After Optimization:
  - LLC-loads: 799,336
  - LLC-load-misses: 893,944 (111.84% miss rate)
- Observation: LLC accesses have decreased significantly, reducing expensive memory accesses. The increase in LLC miss rate is due to fewer total accesses.

### 4.4 CPU Stalls and Efficiency

- Before Optimization:
  - stalled-cycles-frontend: 48.87%
  - stalled-cycles-backend: 21.18%
- After Optimization:
  - stalled-cycles-frontend: 26.57%
  - stalled-cycles-backend: 24.96%
- Improvement: The reduction in frontend stalls indicates that the CPU spends less time waiting for instructions, thus improving execution efficiency.

### 4.5 Conclusion

The optimization significantly improved cache utilization, reducing execution time by 23%. The key takeaways are:

- Lower L1 cache miss rate from 9.71% to 1.22%.
- Fewer LLC accesses, reducing main memory latency.
- Better CPU efficiency, with lower frontend stalls.