

# Building Optimal Neural Architectures using Interpretable Knowledge

Keith G. Mills<sup>1,2</sup> Fred X. Han<sup>2</sup> Mohammad Salameh<sup>2</sup> Shengyao Lu<sup>1</sup>  
Chunhua Zhou<sup>3</sup> Jiao He<sup>3</sup> Fengyu Sun<sup>3</sup> Di Niu<sup>1</sup>

<sup>1</sup>Dept. ECE, University of Alberta <sup>2</sup>Huawei Technologies Canada <sup>3</sup>Huawei Kirin Solution, China

{kgmills, shengyao, dniu}@ualberta.ca sunfengyu@hisilicon.com

{fred.xuefei.han1, mohammad.salameh, zhouchunhua, hejiao4}@huawei.com

## Abstract

*Neural Architecture Search is a costly practice. The fact that a search space can span a vast number of design choices with each architecture evaluation taking nontrivial overhead makes it hard for an algorithm to sufficiently explore candidate networks. In this paper, we propose AutoBuild, a scheme which learns to align the latent embeddings of operations and architecture modules with the ground-truth performance of the architectures they appear in. By doing so, AutoBuild is capable of assigning interpretable importance scores to architecture modules, such as individual operation features and larger macro operation sequences such that high-performance neural networks can be constructed without any need for search. Through experiments performed on state-of-the-art image classification, segmentation, and Stable Diffusion models, we show that by mining a relatively small set of evaluated architectures, AutoBuild can learn to build high-quality architectures directly or help to reduce search space to focus on relevant areas, finding better architectures that outperform both the original labeled ones and ones found by search baselines. Code available at <https://github.com/Ascend-Research/AutoBuild>*

## 1. Introduction

Neural Architecture Search (NAS) is an AutoML technique for neural network design and has been widely adopted in computer vision. Given a task, most NAS methods involve exploring a vast search space of candidate architectures, e.g., [6, 24, 31, 41], using a search algorithm, to find the best architecture in terms of predefined performance and hardware-friendly metrics. However, NAS is a costly procedure mainly due to two reasons. First, the search space is formed by varying the operation configurations in each layer and is thus exponential to the number of configurations per layer in scale, which can easily exceed  $10^{10}$  architectures [4, 19], making it hard to thoroughly explore the

search space. Second, there is a large cost associated with each architecture evaluation, which requires full training before assessing performance on a validation set.

Several methods have been proposed in the literature to reduce the evaluation cost in NAS. For example, Once-for-All (OFA) [4] trains a weight-sharing supernet that can represent any architecture in the search space. Recently, SnapFusion [16], which is adopted by Qualcomm’s latest Snapdragon 8 Gen 3 Mobile Platform, applies a robust training procedure to Stable Diffusion models, so that the U-Net is trained to be robust to architectural permutations and block pruning, which enables it to find a pruned efficient U-Net that speeds up text-to-image generation significantly. In fact, these methods still pay an initial, very high one-time computational cost to train the supernets or robust U-Net (which requires a tremendous investment into GPUs), such that during search individual candidate architectures can be assessed by pulling weights from the supernet. Another limitation is that supernet training is specific to the dataset used, e.g., ImageNet [7], and re-training may incur a significant cost. As foundational models [16, 29, 33] grow in complexity, NAS is becoming infeasible for organizations with limited computing resources.

In this paper, we propose AutoBuild, a method for automatically constructing optimal neural architectures from high-valued architecture building blocks discovered from only a handful of random architectures that have been evaluated. Unlike traditional NAS that considers how to best traverse a vast search space, AutoBuild focuses on discovering the features, operations and multi-layered subgraphs as well as their configurations—in general, interpretable knowledge—that are important to performance in order to directly construct architectures. The intuition is that although the size of the search space is exponential large, the actual number of configurations per layer can be small. We ask the question—could there be a method that learns how to build a good architecture rather than searching for one, thus circumventing the formidable search cost?

Specifically, we learn the importance of architecture

modules using a ranking loss mechanism applied to each hop-level of a Graph Neural Network (GNN) [3, 40, 45] predictor to align the learnt embeddings for each subgraph or node with the ground-truth predictor targets (e.g., accuracy). This ensures important subgraphs and nodes will have higher embedding norms (by the GNN) if they appear in architectures with higher performance. We propose methods to be able to rank operation-level features, e.g., convolution kernel size vs. input/output latent tensor size for a CNN, or rank operations, e.g., attention vs. residual convolutions in a diffusion model, or rank subgraphs of operation sequences. AutoBuild can then construct high-quality architectures by combining high valued modules in each layer or can greatly prune the size of original search space prior to performing NAS. Moreover, we can readily manipulate predictor labels to combine multiple performance metrics, e.g., both accuracy and latency, to focus on different regions of the search space.

Through extensive experiments performed on state-of-the-art image classification, segmentation, and Stable Diffusion models, we show that by mining a relatively small set of evaluated architectures, AutoBuild can learn to assign importance ‘scores’ to the building blocks such that a high-quality architecture can be directly constructed without search or searched for in a much reduced search space to generate better architectures.

To prove the effectiveness of AutoBuild, we show that by learning from 3000 labeled architectures for ImageNet, AutoBuild can focus on shortlisted regions of the vast search space of MobileNetV3 to generate superior Pareto frontier of accuracy vs. latency compared to other schemes that search the whole search space or reduced search space based on manual insights. A similar trend holds for panoptic segmentation [15]. Furthermore, in a search space consisting of variants of Stable Diffusion v1.4 [33] by tweaking the configurations of each layer of its U-Net, where we have access to only 68 labeled architectures, AutoBuild can quickly generate a architecture without search that achieves better image Inpainting performance as compared to the labeled architectures or a predictor-based exhaustive search strategy.

## 2. Related Work

Search Spaces fall into two categories: Macro-level and micro-level. Macro-level spaces represent architectures as a sequence of predefined structures, e.g., MBConv blocks in MobileNets [6, 12, 13, 36, 41], or even Attention vs. Convolution layers in Stable Diffusion U-Nets [32, 33]. Representing the network as a sequence implicitly encodes some level of spatial information, such as latent tensor channel size and stride, which can change across the depth of the network. By contrast, micro-level spaces, like many NAS-Benchmarks [24], designs the search space over a cell struc-

ture that is repeated multiple times to form the entire network. The cell takes the form of different DAGs over a predefined list of operations and typically do not encode spatial information. Although many of the techniques in AutoBuild apply to both macro and micro-search spaces, we focus on macro-level spaces like MobileNets and Stable Diffusion U-Nets in this paper.

Neural performance predictors [22, 26, 43] learn to estimate the performance of candidate architectures and overcome the computational burden of training them from scratch, in order to facilitate more lightweight NAS. By contrast, AutoBuild focuses on learning in a way that quantifies the importance of architecture modules. AutoBuild further leverages these insights to reduce the overall search space size, and thus, the necessity to perform NAS.

Interpretable approaches generate insights on the relationship between search spaces and performance metrics. For example, NAS-BOWL [34] uses Weisfeiler-Lehman (WL) kernels to extract architecture motifs. However, NAS-BOWL mainly operates on micro search spaces as the WL-kernel does not efficiently scale with graph depth [35]. Sampling-based approaches [25] examine how architecture modules impact accuracy and latency. However, these methods rely on large amounts of data to generate statistical information. In contrast, AutoBuild is more data-driven and efficient - capable of learning insights from limited data.

Ranking losses have previously been used to structure GNN embedding spaces. CT-NAS [5] use a ranking loss to determine which architecture in a pair has higher performance. AutoBuild uses a Magnitude Ranked Embedding Space to generate importance scores, which is partially inspired by the Ordered Embedding Space that SPMiner [46] construct to perform frequent subgraph mining.

## 3. Background

This section provides background information on how architectures can be cast as graphs. Further, we elaborate on how node embeddings produced by GNNs are used to ‘score’ their corresponding rooted subgraphs.

### 3.1. Architecture Graph Encodings

A common way to represent candidate architectures for NAS is as a Directed Acyclic Graph (DAG). A DAG is a graph  $\mathcal{G}$  with a node (vertex) set  $\mathcal{V}_{\mathcal{G}}$ , which is connected by a corresponding edge set  $\mathcal{E}_{\mathcal{G}}$ . These edges define the forward pass in the graph. The representation of a node differs based on the structure and design of the search space. Fine-grained methods like AIO-P [27] and AutoGO [35] use an Intermediate Representation (IR) extracted from frameworks like ONNX [1], where nodes represent single primitive operations like convolutions, adds and activations. On the other hand, cell-based NAS-Benchmarks [24] use nodes or edges to represent predefined operation sequences.




Figure 1. Visualization of a sequence-like architecture DAG. Nodes annotated with position and layer information: ‘u’ and ‘l’ refer to stage and layer position, while ‘conv’ refers to the type of layer. Left graph: Subgraph rooted at the red node induced by a 1-hop message passing layer. Right graph: Additional (orange) nodes incorporated into the subgraph for a 3-hop layer.

The coarsest node representation resides in macro-search spaces. Nodes could represent a whole residual convolution layer [10], a transformer block with multi-head attention [33, 39], or MBConv [6, 12, 13, 36, 38, 41] block structure. Nodes are stacked in a 1-dimensional sequence to form a network.

We primarily focus on macro-search sequence graphs in this paper. Generally, a macro-search space contains two tiers of granularity: Stages (also known as Units [4, 25]) and Layers. Architectures in a search space contain a fixed number of stages, each assigned a specific latent tensor Height-Width-Channel (HWC) dimension. Stages could contain a variable number of layers. Each layer constitutes a node that defines the specific type of computation such as convolution vs. attention in Stable Diffusion v1.4 or kernel size/channel expansion ratio if the layer is an MBConv block.

Each stage is denoted as a subgraph of its layers. The maximum number of unique subgraphs for a given stage depends on the number of layers it can contain as well as the set of layer type combinations that are permitted. Therefore, the size of the overall search space depends on the number of stages as well as the number of possible subgraphs for each stage. We provide an illustration of a sequence-like graph for a macro-search space in Figure 1, showing how nodes can be labeled with stage/layer positional features.

### 3.2. Induced Subgraph Embeddings

Graph Neural Networks (GNN) [47] facilitate message passing between nodes using a graph’s adjacency matrix. Each GNN layer represents a ‘hop’ - where each node receives information from all immediate nodes in its neighborhood. Given node  $v$ , let  $\mathcal{N}(v) = \{s \in \mathcal{V}_G | (s, v) \in \mathcal{E}_G\}$  denote the neighborhood of  $v$ . Furthermore, let  $h_v^m \in \mathbb{R}^{1 \times d}$ , where  $d$  is the embedding vector length, represent the latent representation of  $v$  at layer  $m$ . Then, the message passing function [45] of a GNN layer  $m$  can be defined as:

$$h_v^m = \text{Combine}(\text{Agg}(h_v^{m-1}, \{h_s^{m-1} : s \in \mathcal{N}(v)\})) \quad (1)$$

where the `Combine` and `Agg` (Aggregate) functions are determined by GNN type, e.g., GAT [3, 40], GCN [42], etc.

With each successive GNN layer, the receptive field of  $v$  grows as features from more distant nodes are aggregated

into  $h_v^m$ . As such, instead of interpreting  $h_v^m$  as the ‘embedding of node  $v$  at layer  $m$ ’, we extend  $h_v^m$  to denote the ‘embedding of the  $m$ -hop rooted-subgraph induced by node  $v$ ’. Figure 1 illustrates how the subgraph encompasses information from all nodes within an  $m$ -hop distance of  $v$ .

**Graph Aggregation and Prediction.** In graph-level prediction problems, the GNN produces a single prediction per graph. Since graphs can have varying number of nodes and edges, this requires condensing the node embeddings from a message passing layer  $H_{\mathcal{V}_G}^m \in \mathbb{R}^{|\mathcal{V}_G| \times d}$  into a single, fixed-length embedding representing the *whole* graph,  $h_{\mathcal{G}}^m \in \mathbb{R}^{1 \times d}$ . Typically, this is performed by applying an arithmetic operation like ‘mean’ [47],

$$h_{\mathcal{G}}^m = \frac{1}{|\mathcal{V}_G|} \sum_{v \in \mathcal{V}_G} h_v^m. \quad (2)$$

A GNN can contain multiple layers  $m \in [0, M]$ . Usually, a single graph embedding is calculated from the output of the final message passing layer  $M$ , which is then fed into a simple Multi-Layer Perceptron (MLP) to produce a prediction,  $y_{\mathcal{G}} = \text{MLP}(h_{\mathcal{G}}^M)$ . However, it is possible to calculate subgraph embeddings at *any* hop-level, e.g.,  $m < M$ , including  $m = 0$ . In fact, it is this capability which allows AutoBuild to ‘score’ and compare subgraphs of different sizes as well as node feature categories, as we will next discuss.

## 4. Methodology

In this section, we elaborate on the design of AutoBuild, specifically the hop-level correlation loss, and how we can use a Magnitude Ranked Embedding Space to compare subgraphs induced by different hop levels. Additionally, we elaborate on our Feature Embedding MLP (FE-MLP).

### 4.1. Magnitude Ranked Embedding Space

Graph regressors learn to estimate their target values by minimizing loss, such as the Mean-Squared Error (MSE) or Mean Absolute Error (MAE) between its predictions  $y_{\mathcal{G}}$  and targets  $y_{\mathcal{G}}$ . However, this approach does not impose any constraint upon the latent embedding space which makes the predictor a black box with hard to interpret predictions. On the other hand, AutoBuild constrains the embedding space by associating high-performance subgraph stages with high scores, making it easier to interpret results.

Let  $\mathcal{G}_1$  and  $\mathcal{G}_2$  be two separate architecture graphs in a training set. In addition to a standard regression loss between labels and targets, AutoBuild incorporates an additional constraint into the learning process:

$$\forall m \in [0, M] \mid \text{if } y_{\mathcal{G}_1} > y_{\mathcal{G}_2}, \text{then } \|h_{\mathcal{G}_1}^m\|_1 > \|h_{\mathcal{G}_2}^m\|_1. \quad (3)$$

This constraint ensures that if the ground-truth label for  $\mathcal{G}_1$  is higher than  $\mathcal{G}_2$ , then the norm of  $\mathcal{G}_1$ ’s graph embedding

should be higher than that of  $\mathcal{G}_2$  across all hop levels. In practice, we impose this constraint by augmenting the original regression loss with an additional ranking loss,

$$\mathcal{L} = \text{MSE}(y_{\mathcal{G}}, y'_{\mathcal{G}}) + \frac{1}{M+1} \sum_{m=0}^M (1 - \rho(y_{\mathcal{G}}, \|h_{\mathcal{G}}^m\|_1)), \quad (4)$$

where  $\rho$  is the Spearman’s Rank Correlation Coefficient (SRCC). The value of  $\rho = 1$  indicates perfect positive correlation, while  $\rho = -1$  indicates negative correlation and  $\rho = 0$  denotes no correlation. If the graph embedding norms are perfectly aligned with the targets,  $\rho(y_{\mathcal{G}}, \|h_{\mathcal{G}}^m\|_1) = 1$ , the loss term will be zeroed. Typically, ranking metrics like SRCC are generally considered non-differentiable and are therefore not usable as loss functions. However, we utilize the method of Blondel et al., 2020 [2], which provides an exact, differentiable computation to calculate SRCC across an entire batch of data.

Equation 4 forces the GNN to learn embeddings in a Magnitude Ranked Embedding Space - where graph embedding norms are correlated with ground-truth targets. Moreover, since graph embeddings  $h_{\mathcal{G}}^m$  are directly computed from node embeddings  $h_v^m$  per Equation 2, the GNN is forced to learn which nodes can be attributed to these more prominent labels and subsequently assign them larger node embeddings. Thus, the norm of the node embedding,  $\|h_v^m\|_1$ , acts as a learned numerical ‘score’ for the node  $v$ , and by extension, its induced  $m$ -hop subgraph.

We further note that the node/subgraph scores do not require additional architecture annotations, e.g., explicit ground-truth subgraph labels. Rather subgraph scores are implicitly learned from the training data. Like other neural performance predictors [43], the only ground-truth architecture annotations AutoBuild requires to compute Eq. 4 is  $y_{\mathcal{G}}$ , the scalar label for architecture  $\mathcal{G}$ .  $y_{\mathcal{G}}$  is typically an end-to-end architecture metric like accuracy, inference latency, or a combination thereof, as we demonstrate in Sec. 5.

## 4.2. Comparing Subgraphs at Different Hops

We can interpret the embedding norm  $\|h_v^m\|_1$  as the score for the  $m$ -hop subgraph rooted at node  $v$ . However, this score is only comparable between subgraphs of the same hop level. While Equation 4 ensures ranking correlation between embedding norms and the ground-truth labels, the distribution of embedding norms can vary *between* hop levels. Therefore, additional computation is necessary to compare subgraphs of different sizes. We propose a mechanism that works in the case of macro-search spaces where architectures can consist of stages (Sec 3.1), since each stage can consist of one predefined subgraph.

Let  $\mu_m^h$  and  $\sigma_m^h$  refer to the mean and standard deviation of node embedding norms produced by the GNN at hop-

level  $m$ . Also, let  $\mu_{u,l}^y$  and  $\sigma_{u,l}^y$  refer to the mean and standard deviation of ground-truth labels for architectures that have  $l$  layers ( $l = m+1$ ). To compare an arbitrary node embedding norm  $\|h_v^m\|_1$  with a score from another hop-level, we shift it from  $\mathcal{N}(\mu_m^h, \sigma_m^h)$  to  $\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$  as follows:

$$\|h_v^l\|_1^* = (\|h_v^m\|_1 - \mu_m^h) * \frac{\sigma_{u,l}^y}{\sigma_m^h} + \mu_{u,l}^y, \quad (5)$$

where  $\|h_v^l\|_1^*$  is the shifted embedding norm. Likewise, in order to compare this subgraph to another one at a different hop-level, e.g.,  $\|h_v^{m+1}\|_1$ , we would in turn shift that score using  $\mathcal{N}(\mu_{m+1}^h, \sigma_{m+1}^h)$  and  $\mathcal{N}(\mu_{u,l+1}^y, \sigma_{u,l+1}^y)$  instead.

This distribution shift aligns the subgraph scores with the biases of the target data. While we could standardize all scores into a normal distribution  $\mathcal{N}(0, 1)$ , such a procedure assumes that subgraphs at different hop levels should be weighed equally. For example, standardizing prior to comparison assumes that the average  $l$ -hop subgraph should receive the same score as the average  $l+1$ -hop subgraph. However, if the GNN is an accuracy or latency predictor, using a bigger subgraph at a given stage means the overall architecture is larger, which on average entails higher accuracy and latency [25]. As such, we would expect  $\mu_{u,l+1}^y$  to exceed  $\mu_{u,l}^y$ . We can interpret the difference  $\mu_{u,l+1}^y - \mu_{u,l}^y$  as the performance *bias* an  $l+1$ -sized stage subgraph enjoys, and that a smaller  $l$ -hop stage subgraph must overcome, through superior combination of layers, to obtain a higher score. Therefore, we first standardize using  $\mathcal{N}(\mu_m^h, \sigma_m^h)$ , which is computed by passing the graph dataset over the GNN after training is complete. We then unstandardize using  $\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$ , which can be statistically computed from the training set.

## 4.3. Ranking Individual Node Features

The first component of a GNN is typically the embedding layer,  $m = 0$ , which translates the original, human-readable features of graph nodes into numerical vectors that machine-learning models can better understand. The nodes can have various types of features, such as discrete operation types like ‘convolution’, or numerical vectors for tensor shapes. Positional encodings like the stage  $u$  and layer  $l$  are also considered. The GNN embedding layer is responsible for refining these different feature categories into a single continuous vector,  $h_v^0 \in \mathbb{R}_{+}^{1 \times d}$ .

AutoBuild learns to estimate the importance of individual node feature categories by incorporating a Feature Embedding Multi-Layer Perception (FE-MLP). The design of the FE-MLP is straightforward: each node feature category is assigned a separate feed-forward module that processes it into a continuous scalar. We then concatenate the scalar values for all feature categories, and apply an `abs` non-linearity to form  $h_v^0$ , the ‘0-hop’ node embedding.




Figure 2. Test SRCC for PN and MBv3 test sets. Specifically, we train AutoBuild predictors using Eq. 4 for accuracy or inference latency on several hardware devices, then measure SRCC for every hop level  $m \in [0, 4]$  and the predictor MLP ( $y'$ ).

Although  $h_v^0$  consists of scalars from all feature categories, they do not interact with each other. By coupling this design choice with the hop-level ranking loss in Equation 4, the FE-MLP can identify which feature choices should be assigned high importance scores without any additional information about the given node. This allows us to easily determine the importance of each node feature choice once training is complete, without having to exhaustively evaluate every possible node feature combination.

## 5. Results

We gauge the effectiveness of AutoBuild in several domains. First, we find Pareto-optimal architectures on two ImageNet-based macro-search spaces from OFA. Then, we apply AutoBuild to two domains where we have access to a limited amount of labeled architectures: Panoptic Segmentation for MS-COCO [18] and Inpainting using SDv1.4. For all experiments, we provide a full description of the training setup and hyperparameters in the supplementary materials.

### 5.1. ImageNet Macro-Search Spaces

Our OFA macro-search spaces are ProxylessNAS (PN) and MobileNetV3 (MBv3). Specifically, each search space follows the stage-layer layout described in Sec 3.1. Both PN and MBv3 contain over  $10^{19}$  architectures and use MB-Conv blocks as layers. There are 9 types with kernel sizes  $k \in \{3, 5, 7\}$  and channel expansion ratio  $e \in \{3, 4, 6\}$ . We further enrich the node features by two position-based node features that encode a node stage  $u$  and layer  $l$  location. MBv3 contains 5 stages each with 2-4 layers. Thus, the total number of architecture module subgraphs for MBv3 is  $9^2 + 9^3 + 9^4 = 7.4k$ . PN has 9 more modules as it includes a final 6th stage that always has 1 layer.




Figure 3. Results of training an accuracy predictor for PN and MBv3 using the ‘IR’ representation format. **Top-left:** Accuracy histogram. **Bottom-left:** Hop-wise AutoBuild test SRCC. **Right:** Operation-type importance scores from the 0-hop FE-MLP. Note: ‘GAP’ means Global Average Pool and ‘BN’ means Batch Norm.

To obtain accuracy labels, we sample and evaluate  $3k$  architectures from each search space. Additionally, we obtain inference latency measurements from [25] for three devices: RTX 2080 Ti GPU, AMD Threadripper 2990WX CPU, and Huawei Kirin 9000 Mobile NPU [17].

We gauge the effectiveness of Equation 4 by training GNN predictors and then measuring the test set SRCC of the graph embeddings at each hop-level. For the training/testing data split, we use a ratio of 90%/10% and a batch size of 128. Figure 2 plots the SRCC values across each search space and target metric. We observe strong positive SRCC values across all hop levels for every search space and target metric. This demonstrates the feasibility of learning a magnitude-ranked embedding space using Eq. 4.

**Cross-Search Space Comparison.** To illustrate how the FE-MLP can assign human-interpretable importance scores to node-level features, we train an accuracy predictor for PN and MBv3 using the finer ONNX IR graph format mentioned in Sec. 3.1. Unlike sequence graphs, the IR format represents operation primitives such as conv or ReLU as nodes while operation type is a categorical node feature.

We present our findings in Figure 3. The 0-hop SRCC of the predictor is 0.79 so FE-MLP embedding norms are correlated with accuracy. First, note MBv3 has a higher accuracy distribution than PN. The FE-MLP captures this distinction, by assigning high importance to ‘Division’ and ‘ReLU’ operation nodes, which are part of the *h-swish* activation [12] and Squeeze-and-Excite module (SE) [14] exclusive to MBv3 since PN only uses the ‘ReLU6’ activation. Additionally, the operation with the highest FE-MLP score is the ‘Add’, due to its multi-input nature and the frequent use of long skip-connects. We provide a detailed analysis of this phenomenon in the supplementary material.

**Architecture Construction.** Next, we demonstrate how module subgraph-scoring can help us construct a small handful of high-efficiency architectures. Specifically, we build architectures that outperform the accuracy-latency




Figure 4. Best and worst MBConv layer subgraphs for MobileNetV3 on GPU latency, annotated with the stage where they are found. Specifically, we illustrate the best and worst subgraphs, by AutoBuild module score, when different equations are used to compute the predictor targets using accuracy and latency.

Pareto frontier formed by the 3k random architectures we use to train and test our predictors.

First, we plot the accuracy vs. latency Pareto frontiers for existing architectures. Then, using these architectures, we train several AutoBuild predictors using different target label equations that combine both accuracy and latency. These equations aim to optimize different regions of the dataset Pareto frontier by emphasizing accuracy and latency to different degrees, e.g.,  $y = acc/lat$ ,  $y = acc - lat$ , etc.

We then compute the AutoBuild score for each architecture module subgraph in the search space. Figure 4 illustrates the best and worst subgraphs for MBv3 on GPU latency for different label equations. These results are intuitive, e.g., for  $y = 100^{Acc}$ , the best subgraph has 4 layers (the maximum), convolving over many channels (e6) using the largest possible kernel size ( $k7$ ), while the worst subgraph is small with few channels and low kernel size. When latency is factored in, the best subgraphs contain fewer layers yet maintain high expansion  $e$  values, while bad subgraphs are long sequences containing inefficient blocks. These results align with [25] who found that MBv3 GPU latency was primarily driven by the number of layers per stage rather than layer type.

Next, using the AutoBuild scores, we iterate across each stage  $u$  and select the top- $K$  subgraphs with the highest scores, forming a reduced search space with size  $K^{|u|}$ . Individual architectures that optimize the predictor target can be quickly constructed by sampling one module subgraph per stage. If  $K$  is small, e.g.,  $K = 3$  while  $|u| = 5$ , then  $K^{|u|} = 243$ . Using OFA [4] supernetworks, a search space of this size can be exhaustively evaluated in a few hours on a single GPU. Afterwards, we plot the accuracy and latency

of the constructed architectures against the existing architecture Pareto frontier.

The top row of Figure 5 illustrates our findings for MBv3 and PN. On MBv3, PN-GPU and PN-NPU we consistently craft target equations that can focus on regions that contain architectures beyond the Pareto frontier. On MBv3-CPU, MBv3-NPU and PN-NPU, we achieve better performance than architectures on the high-accuracy tail of the frontier using significantly less latency. On PN-CPU, only two of the four reduced search spaces outperform the data Pareto frontier. We note that our equations are manually inferred from the data which is a limitation. Automating the equation-creation process is a future research direction.

**Enhancing Neural Architecture Search.** AutoBuild is not limited to simply constructing a handful of specialized architectures. By combining the top- $K$  architecture module subgraphs from predictors trained using different target equations, we can craft a reduced search space. Further, we can then use a NAS algorithm to find a Pareto frontier of high-efficiency architectures.

Specifically, for target equations in the top row of Fig. 5, we set  $K = 25$ , then combine the set of module subgraphs selected for each stage to form our search space. We perform NAS using a multi-objective evolutionary search algorithm [20, 23, 37] which performs mutation by randomly swapping unit subgraphs. We denote our approach as **AutoBuild-NAS** and compare it to several baselines:

- **Stage-Full** uses the whole search space. This baseline performs mutation by changing one of the stage subgraphs in an architecture.
- **Layer-Full**: Similar to Stage-Full with a different mutation mechanism that adds, removes or edits a single layer at a time, instead of changing whole stage subgraphs.
- **Layer-Insight**: Layer-Full mutation using the reduced search spaces of [25], who generate insights by statistically sampling the impact of each *stage-layer* combination using many architectures. Manual, human-expert knowledge is applied to restrict layer choice and the maximum number of layers per stage.

We set a search budget of 250 architectures. In the supplementary materials, we provide additional search details and calculate the size of each method’s search space. The bottom row of Figure 5 illustrates our search results. We note that AutoBuild-NAS leads to superior Pareto frontiers compared to other methods across all search spaces and hardware devices, specifically all MBv3 tests and PN-GPU. In fact, while both AutoBuild-NAS and Stage-Full can break 79% accuracy on MBv3-CPU and MBv3-NPU, only AutoBuild-NAS achieves this at less than 5ms latency on MBv3-NPU. Also, at the lower-latency end of the Pareto frontiers, the strongest competitor is generally Layer-Insight, who also shrink the search space. However, gains attained by Layer-Insight are quite small and incon-




Figure 5. Top row: Comparing reduced search spaces produced by AutoBuild (colored clusters; K=3) to the accuracy-latency Pareto frontier of the architectures used to train the predictor (grey line). Each cluster corresponds to a specific target equation designed to improve upon a specific region of the frontier. Bottom row: Evolutionary search results comparing the Unit-Reduce search space (K=25) of AutoBuild to other search spaces and mutation techniques. Best viewed in color.




Figure 6. Results comparing AutoBuild MBv3 architectures to the PQ-FLOPs Pareto frontier of fine-tuned architectures from [27].

sistent. Moreover, while Layer-Insight sampled many thousands of architectures to build insights and relies on upon human knowledge to decide how to reduce the search space, AutoBuild-NAS is data-driven and only relies on 3k labeled samples to train each AutoBuild predictor.

## 5.2. Application to Panoptic Segmentation

AutoBuild can construct architectures for higher-resolution computer vision tasks, like Panoptic Segmentation (PS) [15, 44] on MS-COCO [18]. However, evaluation on this task is costly compared to classification as it requires fine-tuning on over 50GB of VRAM for over 24 V100 GPU hours per MBv3 architecture. AIO-P [27] provides performance annotations for  $\sim 100$  fully fine-tuned and  $\sim 1.3k$  ‘pseudo-labeled’ MBv3 architectures, respectively.

We train AutoBuild predictors to find MBv3 module subgraphs that provide superior and efficient Panoptic Quality (PQ). Specifically, we calculate module scores by training predictors on the ‘pseudo-labeled’ architectures using two target equations:  $PQ/\log_{10}(FLOPs)$  aims to maximize PQ while not finding overtly large architectures, while  $\sqrt{PQ} - \sqrt{FLOPs}$  strikes a balance between performance and computation cost. For each equation, we evaluate a small handful of constructed architectures, then compare to their PQ and FLOPs to the Pareto frontier derived from the fully fine-tuned architectures.

Figure 6 presents our findings. First, we note that module subgraphs selected using  $y = PQ/\log_{10}(FLOPs)$  obtain

high PQ, generally at or above 39 which is better than any of the fully fine-tuned architectures from [27]. However, the FLOPs of these architectures is quite high and generally overshoots the high-FLOPs tail of the Pareto frontier by about 5 billion FLOPs. By contrast, architectures constructed using  $y = \sqrt{PQ} - \sqrt{FLOPs}$  strike a balance between performance and the computational burden and outperform the existing Pareto frontier. Thus, Fig. 6 demonstrates the applicability of AutoBuild in scenarios where evaluation is costly and the ability to use ‘pseudo-labeled’ samples to provide accurate architecture module scores.

## 5.3. Generative AI with Limited Evaluations

AutoBuild is applicable in emerging Generative AI tasks, such as Inpainting based on Stable Diffusion, under very limited architecture evaluations. In this task, we mask out certain parts of an image and rely on Stable-Diffusion models to refill the missing part. Training diffusion models involve a forward pass where Gaussian noises are added to the input image in a step-wise fashion. The masked area is replaced during inference with Gaussian noise, so only the reverse process is required to generate new content in that region. The baseline Inpainting model, SDv1.4 [33], consists of a VQ-GAN [8] encoder/decoder and a denoising U-Net which has 4 stages, each consisting of a series of residual convolution and attention layers. We illustrate the whole model structure in the supplementary.

Our goal is to find a high-performance variant of the original SDv1.4 U-Net by altering the number of channels in each stage and enabling/disabling attention or convolution layers in each stage. Similar to SnapFusion [16], we remove attention from the early stages of the network, as they require too many FLOPs and do not provide much performance gain. The above pruning and channel altering forms a macro-search space containing  $\sim 800k$  architectures.

To apply AutoBuild, we first generate a set of 68 random architectures from this search space including SDv1.4 U-Net, each inheriting weights from the original SDv1.4 U-

Table 1. Comparing AutoBuild to an Exhaustive evaluation technique on SDv1.4 and the FID scores (lower is better) in the predictor dataset. Brackets () denote architecture set size.

Arch Set	Eval Archs (68)	Exhaustive Search (4)	AutoBuild (4)
Ave. FID	22.13	10.82	<b>10.13</b>
Best FID	10.54	10.29	<b>9.96</b>

Net. We fine-tune architectures on the Places365 [48] training set for 20k steps, then measure the Fréchet Inception Distance (FID) [11] using 3k images from the validation set with predefined masks. Each architecture fine-tuning (and the evaluation) takes 1-2 days and over 60GB of VRAM. As such, traditional NAS methods would require several dozens of GPUs to explore 0.1% of 800k architectures. We show that just based on these 68 evaluated architectures, AutoBuild can directly build better architectures.

To deal with a small number of evaluated architectures, we train an ensemble of 20 AutoBuild predictors, each trained on 4/5 of the 68 architectures under a 5-fold split. This procedure is repeated under 4 random seeds (to shuffle data), leading to 20 predictors. Then, each subgraph, which is a specific sequence of convolution and attention layers with a stage label and other features including number of channels, is scored by a weighted sum of this subgraph’s embedding norms under the 20 predictors, where the weighting is given by the test SRCC between the subgraph embedding norms by a predictor and ground-truth labels at the hop-level of the subgraph in question. Thus, we can use the test SRCC on the remaining 1/5 held-out architectures as a confidence measure to weigh a predictor’s estimation of subgraph importance. For AutoBuild, we fine-tune and evaluate the top-4 architectures according to the summation of weighted subgraph scores over each stage.

Additionally, we also consider a baseline search strategy, which applies Exhaustive Search (ES) to all 800k architectures, with performance estimation provided by an ensemble of 20 predictors trained in the same way as above except that only the MSE loss (between predicted and ground-truth FID) is used in training predictors since no node/subgraph embeddings are generated. The other difference is that the predictor weight is the test SRCC between FID predictions and the ground-truth. We then fine-tune and evaluate the top-4 architectures selected by ES.

Table 1 shows the true FID scores for the top-4 architectures selected by each method. While both methods can find architectures that are better than the 68 evaluated architectures, AutoBuild finds much better architectures than ES does, on average, and in terms of the best architecture found (with a much lower FID). This demonstrates the power of AutoBuild in constructing good architectures through interpretable subgraph mining, which cannot be achieved by ensembled predictors trained on the same 68 evaluated architectures. In addition, ES (with ensembled predictions) is




Figure 7. Visual comparison of the best architectures found using exhaustive search and AutoBuild on sample images from SDv1.4.

only possible due to the search space being still relatively small (800k). Since feeding each candidate architecture into the predictor will still cause overhead, for even larger search spaces, ES becomes undesirable or infeasible. We provide additional details and results in the supplementary.

Finally, we visually compare the inpainting outcomes of the best architectures found by AutoBuild and ES. Figure 7 provides Inpainting samples from both U-Net variants. The AutoBuild architecture clearly produces more accurate content, e.g., faithfully representing the building structure and the backrests of both benches whereas the ES variant fails to do so. Thus, these findings demonstrate the robust utility of AutoBuild and architecture module scoring.

## 6. Conclusion

We propose AutoBuild, to measure and rank the importance of the architecture modules that exist within search spaces as opposed to focusing on traversing the whole design space as traditional NAS does. AutoBuild applies a hop-level ranking correlation loss to learn graph embedding norms that are correlated with architecture performance labels. This method allows us to assign numerical scores to architecture modules of different sizes. We then use these scores to quickly construct high-quality classification and segmentation models to improve existing NAS procedures by reducing the search space. Finally, we show that AutoBuild is applicable in scenarios, where few architectures have been evaluated, as we use it to find a high-performance variant of Stable Diffusion v1.4 for Inpainting based on only 68 labeled architectures.

## References

- [1] Junjie Bai, Fang Lu, Ke Zhang, et al. Onnx: Open neural network exchange. <https://github.com/onnx/onnx>, 2019. 2
- [2] Mathieu Blondel, Olivier Teboul, Quentin Berthet, and Josip Djolonga. Fast differentiable sorting and ranking. In *International Conference on Machine Learning*, pages 950–959. PMLR, 2020. 4, 1
- [3] Shaked Brody, Uri Alon, and Eran Yahav. How attentive are graph attention networks? In *International Conference on Learning Representations*, 2022. 2, 3, 1
- [4] Han Cai, Chuang Gan, Tianzhe Wang, Zhekai Zhang, and Song Han. Once for all: Train one network and specialize it for efficient deployment. In *International Conference on Learning Representations*, 2020. 1, 3, 6, 2
- [5] Yaofu Chen, Yong Guo, Qi Chen, Minli Li, Wei Zeng, Yaowei Wang, and Mingkui Tan. Contrastive neural architecture search with neural architecture comparators. In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pages 9502–9511, 2021. 2
- [6] Xiaoliang Dai, Alvin Wan, Peizhao Zhang, Bichen Wu, Zijian He, Zhen Wei, Kan Chen, Yuandong Tian, Matthew Yu, Peter Vajda, and Joseph E. Gonzalez. Fbnetv3: Joint architecture-recipe search using predictor pretraining. In *IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2021, virtual, June 19–25, 2021*, pages 16276–16285. Computer Vision Foundation / IEEE, 2021. 1, 2, 3
- [7] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scale hierarchical image database. In *2009 IEEE conference on computer vision and pattern recognition*, pages 248–255. Ieee, 2009. 1
- [8] Patrick Esser, Robin Rombach, and Bjorn Ommer. Taming transformers for high-resolution image synthesis. In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pages 12873–12883, 2021. 7, 5
- [9] Matthias Fey and Jan E. Lenssen. Fast graph representation learning with PyTorch Geometric. In *ICLR Workshop on Representation Learning on Graphs and Manifolds*, 2019. 1
- [10] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. In *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*, pages 770–778, 2016. 3
- [11] Martin Heusel, Hubert Ramsauer, Thomas Unterthiner, Bernhard Nessler, and Sepp Hochreiter. Gans trained by a two time-scale update rule converge to a local nash equilibrium. *Advances in neural information processing systems*, 30, 2017. 8
- [12] Andrew Howard, Mark Sandler, Grace Chu, Liang-Chieh Chen, Bo Chen, Mingxing Tan, Weijun Wang, Yukun Zhu, Ruoming Pang, Vijay Vasudevan, et al. Searching for mobilenetv3. In *Proceedings of the IEEE/CVF International Conference on Computer Vision*, pages 1314–1324, 2019. 2, 3, 5
- [13] Andrew G Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Efficient convolutional neural networks for mobile vision applications. *arXiv preprint arXiv:1704.04861*, 2017. 2, 3
- [14] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*, pages 7132–7141, 2018. 5
- [15] Alexander Kirillov, Ross Girshick, Kaiming He, and Piotr Dollár. Panoptic feature pyramid networks. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 6399–6408, 2019. 2, 7
- [16] Yanyu Li, Huan Wang, Qing Jin, Ju Hu, Pavlo Chemerys, Yun Fu, Yanzhi Wang, Sergey Tulyakov, and Jian Ren. Snap-fusion: Text-to-image diffusion model on mobile devices within two seconds. In *Advances in Neural Information Processing Systems*, pages 20662–20678. Curran Associates, Inc., 2023. 1, 7
- [17] Heng Liao, Jiajin Tu, Jing Xia, Hu Liu, Xiping Zhou, Honghui Yuan, and Yuxing Hu. Ascend: a scalable and unified architecture for ubiquitous deep neural network computing : Industry track paper. *2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, pages 789–801, 2021. 5
- [18] Tsung-Yi Lin, Michael Maire, Serge Belongie, Lubomir Bourdev, Ross Girshick, James Hays, Pietro Perona, Deva Ramanan, C. Lawrence Zitnick, and Piotr Dollár. Microsoft coco: Common objects in context. In *Computer Vision – ECCV 2014*, pages 740–755, Cham, 2014. Springer International Publishing. 5, 7
- [19] Hanxiao Liu, Karen Simonyan, and Yiming Yang. Darts: Differentiable architecture search. In *International Conference on Learning Representations (ICLR)*, 2019. 1
- [20] Yuqiao Liu, Yanan Sun, Bing Xue, Mengjie Zhang, Gary G Yen, and Kay Chen Tan. A survey on evolutionary neural architecture search. *IEEE transactions on neural networks and learning systems*, 2021. 6
- [21] Ilya Loshchilov and Frank Hutter. Decoupled weight decay regularization. In *7th International Conference on Learning Representations, ICLR 2019, New Orleans, LA, USA, May 6-9, 2019*. OpenReview.net, 2019. 1
- [22] Shun Lu, Yu Hu, Peihao Wang, Yan Han, Jianchao Tan, Jixiang Li, Sen Yang, and Ji Liu. Pinat: A permutation invariance augmented transformer for nas predictor. In *Proceedings of the AAAI Conference on Artificial Intelligence (AAAI)*, 2023. 2
- [23] Zhichao Lu, Ian Whalen, Vishnu Boddeti, Yashesh Dhebar, Kalyanmoy Deb, Erik Goodman, and Wolfgang Banzhaf. Nsga-net: neural architecture search using multi-objective genetic algorithm. In *Proceedings of the genetic and evolutionary computation conference*, pages 419–427, 2019. 6
- [24] Yash Mehta, Colin White, Arber Zela, Arjun Krishnamurthy, Guri Zabergja, Shakiba Moradian, Mahmoud Safari, Kaicheng Yu, and Frank Hutter. Nas-bench-suite: NAS evaluation is (now) surprisingly easy. In *The Tenth International Conference on Learning Representations, ICLR 2022, Virtual Event, April 25–29, 2022*. OpenReview.net, 2022. 1, 2
- [25] Keith G. Mills, Fred X. Han, Jialin Zhang, Seyed Saeed Changiz Rezaei, Fabian Chudak, Wei Lu, Shuo Lian, Shangling Jui, and Di Niu. Profiling neural blocks and design

- spaces for mobile neural architecture search. In *Proceedings of the 30th ACM International Conference on Information & Knowledge Management*, page 4026–4035, New York, NY, USA, 2021. Association for Computing Machinery. 2, 3, 4, 5, 6, 1
- [26] Keith G. Mills, Fred X. Han, Jialin Zhang, Fabian Chudak, Ali Safari Mamaghani, Mohammad Salameh, Wei Lu, Shangling Jui, and Di Niu. Gennape: Towards generalized neural architecture performance estimators. *Proceedings of the AAAI Conference on Artificial Intelligence*, 37(8):9190–9199, 2023. 2
- [27] Keith G. Mills, Di Niu, Mohammad Salameh, Weichen Qiu, Fred X. Han, Puyuan Liu, Jialin Zhang, Wei Lu, and Shangling Jui. Aio-p: Expanding neural performance predictors beyond image classification. *Proceedings of the AAAI Conference on Artificial Intelligence*, 37(8):9180–9189, 2023. 2, 7, 1, 4
- [28] Christopher Morris, Martin Ritzert, Matthias Fey, William L Hamilton, Jan Eric Lenssen, Gaurav Rattan, and Martin Grohe. Weisfeiler and leman go neural: Higher-order graph neural networks. In *Proceedings of the AAAI Conference on Artificial Intelligence*, pages 4602–4609, 2019. 2
- [29] OpenAI. Gpt-4 technical report, 2023. 1
- [30] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. Pytorch: An imperative style, high-performance deep learning library. In *Advances in Neural Information Processing Systems* 32, pages 8024–8035. Curran Associates, Inc., 2019. 1
- [31] Hieu Pham, Melody Guan, Barret Zoph, Quoc Le, and Jeff Dean. Efficient neural architecture search via parameters sharing. In *International Conference on Machine Learning*, pages 4095–4104. PMLR, 2018. 1
- [32] Dustin Podell, Zion English, Kyle Lacey, Andreas Blattmann, Tim Dockhorn, Jonas Müller, Joe Penna, and Robin Rombach. Sdxl: Improving latent diffusion models for high-resolution image synthesis. *arXiv preprint arXiv:2307.01952*, 2023. 2
- [33] Robin Rombach, Andreas Blattmann, Dominik Lorenz, Patrick Esser, and Björn Ommer. High-resolution image synthesis with latent diffusion models. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR)*, pages 10684–10695, 2022. 1, 2, 3, 7, 5
- [34] Binxin Ru, Xingchen Wan, Xiaowen Dong, and Michael A. Osborne. Interpretable neural architecture search via bayesian optimisation with weisfeiler-lehman kernels. In *ICLR*, 2021. 2
- [35] Mohammad Salameh, Keith G. Mills, Negar Hassanpour, Fred Han, Shuting Zhang, Wei Lu, Shangling Jui, Chunhua Zhou, Fengyu Sun, and Di Niu. Autogo: Automated computation graph optimization for neural network evolution. In *Advances in Neural Information Processing Systems*, pages 74455–74477. Curran Associates, Inc., 2023. 2
- [36] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen. Mobilenetv2: Inverted residuals and linear bottlenecks. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pages 4510–4520, 2018. 2, 3
- [37] Yanan Sun, Handing Wang, Bing Xue, Yaochu Jin, Gary G. Yen, and Mengjie Zhang. Surrogate-assisted evolutionary deep learning using an end-to-end random forest-based performance predictor. *IEEE Transactions on Evolutionary Computation*, 24(2):350–364, 2020. 6
- [38] Mingxing Tan and Quoc Le. Efficientnet: Rethinking model scaling for convolutional neural networks. In *International Conference on Machine Learning*, pages 6105–6114. PMLR, 2019. 3
- [39] Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. In *Advances in Neural Information Processing Systems*. Curran Associates, Inc., 2017. 3
- [40] Petar Velickovic, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Liò, and Yoshua Bengio. Graph attention networks. In *6th International Conference on Learning Representations, ICLR 2018, Vancouver, BC, Canada, April 30 - May 3, 2018, Conference Track Proceedings*. OpenReview.net, 2018. 2, 3
- [41] Alvin Wan, Xiaoliang Dai, Peizhao Zhang, Zijian He, Yuan-dong Tian, Saining Xie, Bichen Wu, Matthew Yu, Tao Xu, Kan Chen, et al. Fbnetv2: Differentiable neural architecture search for spatial and channel dimensions. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 12965–12974, 2020. 1, 2, 3
- [42] Max Welling and Thomas N Kipf. Semi-supervised classification with graph convolutional networks. In *J. International Conference on Learning Representations (ICLR 2017)*, 2016. 3
- [43] Colin White, Arber Zela, Robin Ru, Yang Liu, and Frank Hutter. How powerful are performance predictors in neural architecture search? *Advances in Neural Information Processing Systems*, 34:28454–28469, 2021. 2, 4
- [44] Yuxin Wu, Alexander Kirillov, Francisco Massa, Wan-Yen Lo, and Ross Girshick. Detectron2. <https://github.com/facebookresearch/detectron2>, 2019. Accessed: 2022-08-15. 7
- [45] Keyulu Xu, Weihua Hu, Jure Leskovec, and Stefanie Jegelka. How powerful are graph neural networks? In *7th International Conference on Learning Representations, ICLR 2019, New Orleans, LA, USA, May 6-9, 2019*, 2019. 2, 3
- [46] Rex Ying, Tianyu Fu, Andrew Wang, Jiaxuan You, Yu Wang, and Jure Leskovec. Representation learning for frequent subgraph mining, 2024. 2
- [47] Jiaxuan You, Zhitao Ying, and Jure Leskovec. Design space for graph neural networks. *Advances in Neural Information Processing Systems*, 33, 2020. 3, 2
- [48] Bolei Zhou, Agata Lapedriza, Aditya Khosla, Aude Oliva, and Antonio Torralba. Places: A 10 million image database for scene recognition. *IEEE Transactions on Pattern Analysis and Machine Intelligence*, 2017. 8, 6

# Building Optimal Neural Architectures using Interpretable Knowledge

## Supplementary Material

### 7. Supplementary Materials

We provide additional information and materials, e.g., predictor training, details of how ImageNet performance metrics are obtained, and further elaborate on our experimental setup, results and insights into Stable Diffusion U-Nets.

#### 7.1. Predictor Training Setup

We implement AutoBuild using PyTorch [30] and PyTorch-Geometric [9]. We use a GATv2 [3] GNN backbone with a hidden size of 32. There are 4 message-passing layers for PN/MBv3 and 6 message-passing layers for SDv1.4. Message-passing layers include a ReLU activation and residual skip-connections between hop layers.

The FE-MLP applies a separate MLP to each node feature category to generate a single scalar per category. The only activation in the FE-MLP is an `abs` operation which is applied to the concatenation of each node feature scalar to produce the 0-hop embedding. Finally, graph embeddings at all hop-levels are generating using mean aggregation (Eq. 2).

We train AutoBuild using Equation 4 (differentiable SRCC provided by [2]) with a batch size of 128. We use a AdamW [21] optimizer with an initial learning rate of  $1e-4$  and weight decay of  $1e-5$ . Also, we standardize prediction labels using the sample mean and variance computed from the training data split.

The number of epochs differs depending on task and the number of labeled samples we have. For the classification results in Sec. 5.1, we train for 200 epochs with  $3k$  labeled architectures ( $6k$  to generate Fig. 3) at a training speed of 1 epoch/GPU second. For panoptic segmentation results in Sec. 5.2, we train for 300 epochs using the  $1.3k$  ‘pseudo-labeled’ MBv3 architectures from AIO-P [27], while comparing against Pareto frontier generated from the 118 fully fine-tuned MBv3 architecture samples they provide. Finally, for SDv1.4, we have 68 samples and train each predictor (AutoBuild and Exhaustive Search) for 1000 epochs.

#### 7.2. Search Space Sizes

We provide formal mathematics to quantify the number of architecture modules present in each search space, as well as the size of each original macro-search space. Also, we calculate the size of the reduced search spaces used by **AutoBuild-NAS** and the **Layer-Insight** [25] from Sec. 5.1.

**Unique Architecture Modules.** PN and MBv3 both use MBCov blocks as layers. There are 9 unique MBCov configurations formed as the cartesian product of kernel sizes  $k \in \{3, 5, 7\}$  and expansion ratios  $e \in \{3, 4, 6\}$ .

Stages 1-5 of PN and MBv3 contain 2-4 layers, for a total of  $9^2 + 9^3 + 9^4 = 81 + 729 + 6561 = 7371$  unique 2-4 modules. This is sufficient for MBv3.

PN has an additional 6th stage which always contain only a single layer, giving it 9 additional subgraphs for 7380 in total. However, in practice when enumerating over PN architecture modules and performing NAS, we merge the 5th and 6th stage for simplicity, meaning we consider 3-5 node subgraph modules of which there are  $9^3 + 9^4 + 9^5 = 66339$ .

**Mathematically Calculating Search Space Size.** Let  $u$  represent a given stage,  $l_u$  be the number of layers in stage  $u$ , and  $\mathcal{B}_u$  be the set of unique layers available at stage  $u$ . Each stage is a subgraph that contains  $l_u \in [l_u^{min}, l_u^{max}]$  layers, each sampled from  $\mathcal{B}_u$  with replacement. The maximum number of unique stage subgraphs is therefore  $|\mathcal{S}_u| = \sum_{l_u=l_u^{min}}^{l_u^{max}} |\mathcal{B}_u|^{l_u}$ . Likewise, the total size of the search space is the cartesian product of all subgraphs across all stages,  $\prod_{u=u^{min}}^{u^{max}} |\mathcal{S}_u|$ .

For MBv3, these calculations work out to be  $|\mathcal{S}_u| = \sum_{l_u=2}^4 9^{l_u} = 7371$ , for  $u \in U = \{1, 2, \dots, 5\}$  as previously computed. The overall size is therefore  $\prod_1^5 7371 \approx 2.18 \times 10^{19}$ . For PN, this number is multiplied by 9 due to the additional 6th stage, for approximately  $1.96 \times 10^{20}$  total architectures. It is infeasible if not intractable to consider all of these architectures, even using a predictor, yet by contrast the number of architecture module subgraphs we can consider is substantially smaller such that we can enumerate over them all.

**Quantifying Reduced Search Spaces.** Also, the search space can be greatly reduced by limiting the size of  $\mathcal{S}_u$ , the number of possible subgraphs per stage. We reduce  $|\mathcal{S}_u|$  by directly selecting a subset of architecture module subgraphs using AutoBuild in a data-driven manner. Specifically, for each target equation in the upper row of Fig. 5, we select the top- $K$  module subgraphs per unit where  $K = 25$ . There are a maximum of  $P = 4$  target equations we consider at a time, for a total of  $(4 \times 25)^5 = 10^{10}$  architectures, still significantly less than the original search space by a factor of over  $2 \times 10^9$ .

By contrast, **Layer-Insight** reduce  $|\mathcal{B}_u|$  and  $l_u^{max}$  by hand using human expert knowledge. For ‘MBv3-GPU’, they restrict  $l_u^{max} = 3$  for stages 2, 4 and 5 and remove 2 MBCov blocks from consideration at all, resulting in a search space containing more than  $4.6 \times 10^{14}$  architectures. Likewise, for ‘MBv3-CPU’, they only constrain  $l_u^{max} = 3$  for stages 1, 2 and 3, which only reduces the search space to  $2.9 \times 10^{16}$  architectures. Finally, ‘MBv3-NPU’ removes

Table 2. Distribution statistics from 2.7k (90% of 3k) random MBv3 architectures.  $\mathcal{N}(\mu_m^h, \sigma_m^h)$  is the distribution of embedding norms for an accuracy predictor, while  $\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$  is the distribution of ImageNet top-1 accuracies [%] per  $(u, l)$ . Note:  $l = m + 1$ .

	$\mathcal{N}(\mu_m^h, \sigma_m^h)$	$\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$					
$l$	$m = l - 1$	$u = 1$	$u = 2$	$u = 3$	$u = 4$	$u = 5$	
1	$\mathcal{N}(2.24, 0.39)$	—	—	—	—	—	
2	$\mathcal{N}(13.83, 7.14)$	$\mathcal{N}(76.77, 0.82)$	$\mathcal{N}(76.77, 0.81)$	$\mathcal{N}(76.69, 0.85)$	$\mathcal{N}(76.42, 0.75)$	$\mathcal{N}(76.61, 0.79)$	
3	$\mathcal{N}(27.53, 8.67)$	$\mathcal{N}(77.00, 0.79)$	$\mathcal{N}(76.98, 0.78)$	$\mathcal{N}(77.02, 0.76)$	$\mathcal{N}(77.05, 0.70)$	$\mathcal{N}(76.96, 0.76)$	
4	$\mathcal{N}(40.94, 9.73)$	$\mathcal{N}(77.08, 0.76)$	$\mathcal{N}(77.12, 0.78)$	$\mathcal{N}(77.13, 0.74)$	$\mathcal{N}(77.41, 0.62)$	$\mathcal{N}(77.26, 0.73)$	

$k = 7$  from consideration so  $|\mathcal{B}|_u = 6$ , giving a search space of size of  $\sim 9 \times 10^{15}$ . All of these are substantially larger than the reduced search spaces of AutoBuild.

### 7.3. Distribution Shift Statistics

We elaborate on how to calculate the statistics from Section 4.2, i.e.,  $\mathcal{N}(\mu_m^h, \sigma_m^h)$  and  $\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$ . We also provide some empirical measurements to show the necessity of these calculations.

Recall that  $\mathcal{N}(\mu_m^h, \sigma_m^h)$  is the distribution of node embedding norms learned by the GNN predictor, where  $h$  refers to a hidden GNN embedding and  $m$  parameterizes the hop-level. For each hop-level  $m$ , the statistics of this distribution are calculated after predictor training by a double for-loop that enumerates over every graph in the training set, and even node within each graph.

By contrast,  $\mathcal{N}(\mu_{u,l}^y, \sigma_{u,l}^y)$  is the distribution of target labels  $y_{\mathcal{G}}$  for graphs that have an architecture module subgraph with  $l$  nodes positioned at stage  $u$ . These statistics are calculated by enumerating over the training dataset. Moreover, these statistics are specific to sequence-graphs and calculating them requires a sufficient number of graphs per  $(u, l)$  tuple<sup>1</sup>.

We tabulate these statistics for an MBv3 accuracy predictor in Table 2. Note how the values of  $\mu_m^h$  and  $\sigma_m^h$  tend to grow monotonically with  $m$ . Also note how the accuracy distribution increases with  $l$ , yet differs for each stage  $u$ .

### 7.4. Computation of ImageNet Metrics

We describe the evaluation protocol details for retrieving accuracy and latency of for all architecture AutoBuild constructs in the top row of Fig. 5 or found by search in the bottom row of Fig. 5. Specifically, we obtain accuracy by splicing architecture subnets from the corresponding OFA [4] supernet and directly evaluating on ImageNet, which takes about 1 V100 GPU minute per architecture.

We obtain latency measurements using predictors. These pure latency predictors are distinct from those mentioned in Figs. 2 & 3 and the AutoBuild-NAS predictors described in Sec. 7.1 which we use to reduce the search space, but they are similar in design. Specifically, our latency predictors

train on the OFA-MBV3/PN samples that [25] provide<sup>2</sup> for 500 epochs with a batch size of 32 to minimize the loss

$$\mathcal{L}_{Lat} = MAE(y_{\mathcal{G}}, y'_{\mathcal{G}}) + (1 - \rho(y_{\mathcal{G}}, y'_{\mathcal{G}})), \quad (6)$$

where MAE is the Mean Absolute Error and  $y_{\mathcal{G}}$  is the ground-truth latency of architecture  $\mathcal{G}$ . Also different from the AutoBuild predictors, the latency predictors use  $k$ -GNN [28] message-passing layers with a hidden size of 128 and LeakyReLU activations. Finally, latency predictors compute graph embeddings using ‘sum’ aggregation [47] rather than the ‘mean’ aggregation of Eq. 2.

### 7.5. NAS Evolutionary Algorithm Implementation

We use the random mutation-based EA provided by [25]. This algorithm randomly samples an initial pool of architectures and establishes a population of the most Pareto-optimal architectures found. The algorithm then iteratively mutates architectures in the frontier by creating a predefined number of mutated architectures per iteration, and merging them into the existing Pareto frontier. The algorithm repeats for a set number of iterations. We calculate the total evaluation using  $eval\_budget = initial\_archs + iter \times eval\_per\_iter$ . We set a total evaluation budget of 250 by setting  $initial\_archs = 50$ ,  $iter = 4$  and  $eval\_per\_iter = 50$  for each experimental setup.

By default, the algorithm performs NAS by mutating the layers of OFA-PN/MBV3 networks, e.g., adding, removing or altering the MBCConv choice for a single layer per stage. Their code implements **Layer-Full** by default but also includes the search space restrictions required to run **Layer-Insight**, both of which we compare to in Fig. 5. We extend the code to provide support for **Stage-Full** and **AutoBuild-NAS**, both of which uses a different mutation mechanism where entire stages are changed at once rather than single layers. Note that both layer-wise and stage-wise mutation are equivalent in terms of evaluations. That is, whether a mutation changes one layer or one stage, the resultant architecture is still different from the original and must be evaluated separately to obtain a gauge performance.

<sup>1</sup>We have around 1k for Sec. 5.1 and around 430 for Sec. 5.2.

<sup>2</sup>50k/15k/5k unique architectures for the GPU/CPU/NPU devices with latency measurements for three input image sizes: {192<sup>2</sup>, 208<sup>2</sup>, 224<sup>2</sup>}




Figure 8. Annotated illustration of the 4-hop subgraph which achieved the highest score when training a AutoBuild accuracy predictor for PN/MBv3 using the ‘IR’ format. Specifically, this subgraph comes from a large MBv3 architecture and is rooted at the first convolution in an MBConv block with  $e = 6$ . We annotate each node by operation type and topological sort index. Convolution nodes are further labeled with ‘Input Channel/Output Channel’ numbers. Individual nodes are color-coded to match with the general area of the larger network they belong to.

## 7.6. Additional FE-MLP Results

We elaborate on why the operation type with the highest FE-MLP score in the right subfigure of Fig. 3 is ‘Add’. Further, we also provide additional FE-MLP results for PN and MBv3 that could not be included in the main manuscript due to space constraints.

**Importance of ‘Add’.** Both PN and MBv3 use long residuals to connect the start and end of MBConv blocks. These residual connections play a key role in network accuracy improvement and the add operator is often used to implement such skip-connections. As such, with sufficient hop-levels, subgraphs which incorporate add operations can span large sections of the overall network in order to accrue information from critical nodes that are far apart. For ex-

ample, consider the MBv3 graph in Figure 8. This graph contains several hundred nodes, yet the highest-ranked subgraph is rooted at ‘Conv 263’. This is a pointwise convolution<sup>3</sup> which has input and output channels of 136 and 816, respectively, meaning that its channel expansion ratio is  $e = 816/136 = 6$ , the highest possible  $e$  value in PN/MBv3. Since the input channel size is 136, ‘Conv 263’ is located in Stage 4 of MBv3, where changes in the number of layers/block choice can have a great impact on performance (see Fig. 5 of [25]). Additionally, it is directly downstream from ‘Add 262’, which receives input from ‘Conv 261’ which has  $e = 3$  and ‘Add 236’. ‘Add 236’ is fed by ‘Conv 235’ that has  $e = 4$  and ‘Add 210’, in turn fed by ‘Conv 209’ ( $e = 6$ ) and ‘Conv 184’ ( $e = 4$ )<sup>4</sup>.

This long chain of operation spans almost 80 node indices by topological sort, and the inclusion of ‘Div 259’ signals that this subgraph is part of an MBv3 network, not PN. However, more importantly, the subgraph captures multiple pointwise convolutions which control the channel ratios in PN/MBv3. The number of channels directly affects the number parameters and FLOPs required to perform a forward pass - both of which are highly correlated with accuracy performance [25]. Of the 5 pointwise convolutions captured in the subgraph, only 1 of them has  $e = 3$ , the worst option, while the remaining either have  $e = 4$  or  $e = 6$ . Thus, not only does the subgraph belong to an MBv3 network, but the operations within it correspond to MBConv layers that perform heavy computations and likewise, help attain high performance. Since the formation of this subgraph fully depends on the residual ‘Add’ operations, that operation type is assigned the highest FE-MLP score in Fig. 3.

**FE-MLP Sequence Graph Scores.** The FE-MLP of AutoBuild provides a direct mean of measuring the scalar values for each choice of node feature, such as discrete kernel size, and interpreting these values as importance scores. Higher values correspond to higher target values through Eq. 4. PN and MBv3 use MBConv blocks as layers, with a total of 9 types spanning kernel sizes  $k \in \{3, 5, 7\}$  and channel expansion ratios  $e \in \{3, 4, 6\}$ . We further enrich the node features by including the network input resolution and two position-based node features that encode a node stage  $u$  and layer  $l$  location. PN architectures contain 6 stages. Stages 1 to 5 contain 2 to 4 layers, while stage 6 always contains 1 layer. We perform an analysis of the feature importance for the PN and MBv3 macro-search spaces. Specifically, scores provided in the following figures stem from the same exper-

<sup>3</sup>The depthwise convolutions with  $k \in \{3, 5, 7\}$  are located in the middle of a block. The subgraph in Fig. 8 does not contain any of them.

<sup>4</sup>‘Conv 184’ is not preceded by an add node as it belongs to the first layer in the stage (‘Conv 261’/‘Add 262’ is part of the 4th and final layer of the 4th MBv3 stage, while ‘Conv 263’ is the first node in the 5th stage.), where downsampling occurs, and thus, no residual connection is included.




Figure 9. FE-MLP 0-hop feature importance scores for PN. We train a AutoBuild predictor using the ‘custom’ graph representation which provides 5 feature categories: Kernel, Expand, Resolution, Layers and Stages.

iments performed to generate Fig. 2 in the main manuscript.

Figures 9 and 10 illustrates the range of feature scores for the PN and MBv3 search spaces, respectively. Specifically, we consider accuracy, GPU latency, CPU latency and NPU latency metrics. We note that in both cases AutoBuild assigns disproportionate importance to kernel size 7 for NPU latency, which aligns with [25] who found that  $k = 7$  disproportionately increases that metric. In other cases, kernel size, expansion ratio, and resolution generally follow linear trends or are mostly constant, e.g., expansion ratio  $e$  for GPU latency on both search spaces, and PN CPU latency. Also, for PN, the resolution feature overall is essential when determining CPU latency, moderately important for accuracy and NPU latency, but has little to no effect in determining GPU latency. Yet, for MBv3, the resolution feature is emphasized more for accuracy than CPU latency.

In terms of positional features, we observe that a near-zero weight is universally assigned for  $l = 0$ . Intuitively, this makes sense as the first layer always exists, while the 3rd and 4th layers are assigned higher values due to being optional. In [25], architectures with stages containing 3 or more layers had higher GPU and CPU latency, especially if these layers were allocated to stages 2, 3 and 5, which obtained high scores across all metrics. Finally, for PN, stage  $u = 6$  is assigned a near-zero weight as it always exists and always contains 1 layer.

## 7.7. Additional Panoptic Segmentation Results

Additionally, we also investigated the performance of AutoBuild on the ProxylessNAS macro-search space for Panoptic Segmentation. Much like MBv3, AIO-P [27] also pro-




Figure 10. FE-MLP 0-hop feature importance scores for MBv3. Same setup as Fig. 9.




Figure 11. Results comparing AutoBuild PN architectures to the PQ-FLOPs Pareto frontier of fine-tuned architectures from [27].

vide sets of fully fine-tuned and ‘pseudo-labeled’ architecture samples. As such, we apply AutoBuild to PN, using the same procedure detailed in Sec. 5.2. The only difference is we differ the target label equations as the PN PQ-FLOPs Pareto frontier differs from that of MBv3.

Figure 11 illustrates our findings for a single target equation,  $y = \sqrt{PQ} - 2\sqrt{FLOPs}$ . While we are able to outperform the existing Pareto frontier, we originally crafted this target equation to focus on the center of the Pareto frontier. Specifically, we crafted the equation by considering three points on the Pareto frontier (Fig. 11 grey line):

- The ‘high’ point:  $(FLOPs, PQ) = (175.1, 37.9)$
- The ‘ideal’ point:  $(FLOPs, PQ) = (172.9, 37.4)$ .
- The ‘low’ point:  $(FLOPs, PQ) = (171.3, 35.7)$ .

The idea is to craft an equation where the ‘ideal’ point receives a higher target than the ‘high’ and ‘low’ points. Specifically, using  $y = \sqrt{PQ} - 2\sqrt{FLOPs}$ , the predictor targets would be -20.31, -20.18 and -20.20 for the ‘high’, ‘ideal’ and ‘low’ points respectively. While the ‘ideal’ point has the highest target, it is closer to the ‘low’ point than the ‘high’ point, which influenced the architecture subgraph components found by AutoBuild. As such, and as stated in Sec. 5.1, improving on the target design scheme is definitely a direction for future work.

## 7.8. Stable Diffusion 1.4 Inpainting Background

We provide additional details and experimental results regarding the Inpainting task described in Section 5.3 and elaborate on the AutoBuild macro-search space. Further, we provide illustrations of the best architectures found by AutoBuild and insights on the search space.

In the Inpainting task, we mask out certain parts of an image and rely on Stable Diffusion models to re-create the missing content. The baseline Inpainting model consists of two sub-modules: a VQ-GAN [8] and a U-Net. The VQ-GAN is responsible for encoding/decoding images in the RGB domain to/from the latent domain. The U-Net is responsible for removing noises from the input image. The training of Diffusion models involves a forward diffusion process, where Gaussian noises are added to the input image in a step-wise fashion until the entire image becomes pure noise. And a reverse diffusion process, where the U-Net model attempts to remove the added noise and iteratively recovers the original image. During inference, the U-Net generates new content from pure Gaussian noise.

In our experiments we use the open-source Stable Diffusion v1.4 [33] VQ-GAN and U-Net model, but we only optimize the U-Net architecture using NAS. To train the U-Net model, the original image, the masked image and the mask are first encoded into latent space by either the VQ-GAN encoder or interpolation. Next, random Gaussian noise is added, and the U-Net is trained to recover the noise-free image in the latent space. An overview of our Inpainting model is illustrated in Figure 12. The U-Net model can be further dissected into input, middle and output branches. The input and output branches contains multiple stages with residual connections in-between (e.g., the output of stage 2 from the input branch will be added to the output of stage 2 from the output branch). Each stage further partitions into Residual Convolution and Attention Blocks. At the end of input stages 1, 2 and 3, there are downsampling blocks. Conversely, at the end of output stages 2, 3 and 4, there are upsampling blocks. The downsampling/upsampling blocks adjust the latent tensor height, width and channels (HWC). Figure 13 provides a compact view of the SDv1.4 U-Net.

## 7.9. AutoBuild for FID Minimization

We consider two distinct SDv1.4-based search spaces and fine-tuning regimes. The first of which pertains to all results listed and illustrated in Sec. 5.3 and is further detailed in this subsection. Here, the objective is to minimize the FID. The second search space aims to find Pareto-optimal architectures where a secondary hardware metric, e.g., latency, is taken into account. All results and discussion pertaining to the second search space can be found in Sec. 7.10.

**FID Minimization Search Space & Evaluation.** Our search space is designed around the SDv1.4 U-Net. We al-




Figure 12. Overview of the Stable Diffusion 1.4 Inpainting model used in our experiments. Note that the U-Net model is our main focus for NAS-based optimization. The U-Net often need to run for multiple steps during inference.

ways remove the attention blocks from Stage 2, and then configure the rest of the U-Net according to several searchable attributes, given below:

- **U-Net global channel size  $C_m$ :** Baseline has 256 channels, our searchable candidates are [128, 192, 256].
- **Stage channel multipliers:** Baseline has multipliers [1, 2, 3, 4] corresponding to channels 256, 512, 768, 1024 for stage 1, 2, 3, 4 of the input/output branches. We add 7 other combinations as searchable candidates (e.g., [1, 1, 2, 4], [1, 3, 4, 2]).
- **Number of residual blocks:** Baseline has 2 residual blocks per stage for the input branch and 3 for the output branch. We allow the optional removal of 1 residual block for any number of stages.
- **Number of attention blocks:** We allow the optional removal of all attention blocks in stages 3 and/or 4.

An illustration of the search space choices is provided by Figure 14. To represent candidate architectures as sequence graphs, we encode the following node features:

- **Operation type,** which is one of: ‘Residual Convolution’, ‘Attention’, ‘Downsample’ or ‘Upsample’.
- **Channel size. Note:** To instantiate an SDv1.4 architecture variant as a functional neural network, the global channel size  $C_m$  must be consistent across all nodes. Also, the channel multiplier values for nodes in an input stage and its corresponding output stage must be the




Figure 13. Structure of the baseline U-Net model for Inpainting. E.g., ‘0,1’ means the first block of the first stage.




Figure 14. Illustration of the searchable attributes in the SDv1.4 U-Net. Long residual connections are removed from this drawing but still present in all candidate architectures. The attention blocks in Stage 2 are always removed. We do not alter the middle stage but note that its channels must match that of the stage 4 input/output modules. We allow for a global channel value  $C_m \in \{128, 192, 256\}$ . The number of channels in stages 2-4 is equal to  $C_m$  times a multiplier in  $[1, 2, 3, 4]$ , while the channels of Stage 1 are always  $C_m$ . We can also remove attention blocks from the input/output stages 3 and 4 independently of each other, as well as remove at least one residual convolution block per input/output stage. Blocks with dotted borders denote optional layers, while blocks bound by solid lines are mandatory.

same, e.g., if the multiplier for Input Stage 2 is 3, the multiplier for Output Stage 2 must also be 3.

- **Positional embedding** describing the which section (input, middle, or output) and stage a node is located in.

After combining the searchable parameters and applying the constraints on  $C_m$  and stage-channel multipliers, we are left with a search space containing approximately  $800k$  U-Net candidates. To evaluate a candidate, we first inherit weights from the original SDv1.4, then fine-tune for  $20k$  steps on the Places365 [48] training set, which contains 1.7 million images. We use 2 Nvidia Tesla V100 GPUs with 32GB of VRAM each to fine-tune, with a batch size of 7 per GPU. Then we compute its FID on a held-out Places365 validation subset containing 3k images where the Inpainting masks are predefined and consistent across different architecture evaluations. The whole process can take between 1-2 days depending on candidate architecture.

**Prediction with <100 Samples.** We provide additional details on how we use AutoBuild to select high-performance architectures. Specifically, each predictor in the ensemble trains for 1000 epochs with batch gradient descent, e.g., the batch size is equal to the size of the training set. The GNN predictor contains 6 message passing layers to accommodate output stages 2, 3 and 4 which can span up to 7 nodes. Since we only have 68 samples and the number of hops can vary between 0 and 6, we do not have enough data to compute the statistics required for Eq. 5. Instead, we normalize subgraph scores to a normal distribution  $\mathcal{N}(0, 1)$ , then take the top-5 subgraphs per input/output stage<sup>5</sup>, dividing  $K = 5$  between different subgraph sizes. For example, when selecting subgraphs for Stage 1, which can have 1-2 hops, we will select two 1-hop subgraphs and three 2-hop subgraphs, while for Output Stages 2, 3 and 4, which can span 2-6 hops,

<sup>5</sup>We ignore the Middle Stage from consideration and simply select the channel configuration that will match with the Stage 4 Input/Output subgraphs.

Table 3. Distribution and range of feature categories for SDv1.4 generated by the AutoBuild predictor that attained the highest FE-MLP 0-hop SRCC.

Feature	Distribution	Range
Operation	$\mathcal{N}(0.53, 0.21)$	[0.00, 0.77]
Channels	$\mathcal{N}(0.48, 0.04)$	[0.38, 0.53]
Section Idx.	$\mathcal{N}(0.52, 0.60)$	[0.02, 1.30]
Stage Idx.	$\mathcal{N}(0.43, 0.22)$	[0.26, 0.79]

we select the best subgraph for each hop-size.

The top-4 architectures are then constructed by finding the top-4 subgraph combinations whose sum of scores is the highest, provided they abide by the aforementioned channel constraints to ensure network functionality. Figures 15 and 16 illustrate the top-4 architectures found by AutoBuild and Exhaustive Search, respectively, annotated with FID.

**SDv1.4 Search Space Insights.** We provide some additional search space insights from the FE-MLP of the AutoBuild predictor which achieved the highest 0-hop SRCC (0.6464). Table 3 quantifies the distribution and range of importance scores for each feature category. First, we note that the feature which attains the highest value is Section Index. Specifically, input stages are assigned a high score of 1.3, output stages are assigned 0.15 while the Middle Stage is assigned a low value of 0.08, notable as the best architecture found (AutoBuild Architecture 4) allows attention in every input stage it can. In terms of Stage Index, importances are given in descending order as Stage 4 = 0.79, Stage 2 = 0.41, Stage 3 = 0.26 and Stage 1 = 0.26 which emphasizes the input/output stages closest to the middle, as well as Stage 2, where attention is part of the original model but not permitted in our search space.

Operation importance scores are as follows, in descending order: Upsample = 0.77, Residual Convolution = 0.63, Attention = 0.33 and Downsample = 0.00. This may be a




Figure 15. Architectures found by AutoBuild, annotated with FID performance.




Figure 16. Architectures found by Exhaustive Search, annotated with FID performance.




Figure 17. Best AutoBuild SDv1.4 input/output subgraphs.

way of compensating for the high score assigned to nodes in the input stages while not placing importance on Output Stage 1, as it is the only output stage that lacks an up-sampling operation. Finally, channel size is correlated with importance score: more channels is better, as evidenced by all architectures in Figs. 15 and 16 setting  $C_m = 256$  and using the highest-possible multipliers in stages 2, 3 and 4. Finally, Figure 17 illustrates the best input and output architecture module subgraphs found by AutoBuild for our

SDv1.4 macro-search space.

## 7.10. AutoBuild for Pareto-optimal U-Nets

In addition to the search space and AutoBuild results present in Sections 5.3 and 7.9, we designed a second search space and training regime. The objective of this search space and experiments was to find smaller SDv1.4 U-Net variants that achieved Pareto-optimal performance by minimizing the FID and a hardware-friendliness metric, e.g., GPU latency.

**Hardware-aware Search Space & Evaluation.** The second U-Net search space is a subset of the first, only containing approximately 100k architectures compared to the 800k in the original. We now iterate the changes made to differentiate the second search space:

- **U-Net global channel size  $C_m$ :** Fixed to always be 256.
- **Stage channel multipliers:** We fix these so that the number of channels is never more than the original SDv1.4 U-Net, e.g., Stage 4 can choose from multipliers in  $[1, 2, 3, 4]$ , but Stage 2 can only choose from  $[1, 2]$ .
- **Number of residual/attention blocks:** Unchanged.

These changes produce a new search space where the original SDv1.4-U-Net is the largest architecture. In terms of fine-tuning and evaluation, we still use the Places365 dataset. Specifically, we use the same  $3k$  masked images from the validation set to generate FID scores as before. However, FID for architectures in the first and second search spaces are not strictly comparable as we increased the number of training steps to  $30k$ , up from  $20k$  before.

We fine-tune and evaluate 90 random architectures from the second search space. In addition to measuring the FID score, we also consider three hardware metrics: U-Net inference latency in an Nvidia V100 GPU, the number of Floating Point Operations (FLOPs) required for a forward pass, and the number of U-Net parameters.

**Evaluation and Results.** Our experimental procedure is largely unchanged from Sections 5.3 and 7.9 in that we still consider an **Exhaustive Search** baseline method. However, this time we evaluate two variants of AutoBuild on the second search space, **AutoBuild Unconstrained** and **AutoBuild Constrained**. We differentiate these methods by how they account for module subgraphs with different sizes when constructing high-performance architectures:

- **AutoBuild Constrained** follows the procedure from Sec. 7.9, ensuring that a variety module subgraphs with different hop sizes are selected when composing the top- $K$  set for a given stage.
- **AutoBuild Unconstrained** does not follow this procedure. Instead, we just normalize all subgraph scores for a given stage into  $\mathcal{N}(0, 1)$  and then take the top-5 subgraphs per stage.

Figure 18 illustrates the resultant Pareto frontiers for a trio of hardware metrics. Note how in every case AutoBuild is able to consistently find better U-Net architectures that push beyond the original Pareto frontier formed by the 90 random training architectures. In addition, the architectures found by AutoBuild are generally much closer to the ‘Optimal Training Arch’, which is the training architecture that maximizes the target objective, than those found by Exhaustive Search.

When comparing AutoBuild Constrained and AutoBuild Unconstrained, we find that the ‘Constrained’ version can more consistently construct architectures that surpass the original Pareto frontier, e.g., on the V100 GPU. A downside of this approach is that architectures found by AutoBuild Constrained actually deviate further away from the Optimal Training Architecture than those constructed by AutoBuild Unconstrained, e.g., in the FLOPs and parameter frontiers. Finally, also common to the FLOPs and parameter Pareto frontiers, is not uncommon for both of these methods to construct the same architectures.




Figure 18. FID vs. Hardware-friendliness Pareto frontiers (lower values are better for both) for the second SDv1.4 search space (Sec. 7.10). Subfigure captions refer to the target equations that AutoBuild and Exhaustive Search aim attempt to maximize. ‘Training Architectures’ refers to the 90 random fine-tuned U-Nets, while the ‘Optimal Training Arch’ gold star indicates the training architecture that maximizes the target equation.