### ARM Instruction Set Quick Reference Card

所有的ARM 指令集,字体比较小,建议先查询,再配合《ARM体系结构与编程》一书进行使用。我有pdf版的,由于文件太大(18M),不能上传,有需要的hi给我留言,我发给他

| Key to Tables           |   |
|-------------------------|---|
| {cond}                  | Refer to Table Condition Field (cond)   |
| <oprnd2></oprnd2>       | Refer to Table Operand 2  |
| <fields></fields>       | Refer to Table PSR fields   |
| {s}                     | Updates condition flags if S present  |
| C*, V*                  | Flag is unpredictable after these instructions in Architecture v4 and earlier           |
| Q                       | Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR |
| х,у                     | B meaning half-register [15:0], or T meaning [31:16]                                    |
| <immed_8r></immed_8r>   | A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits    |
| <immed_8*4></immed_8*4> | A 10-bit constant, formed by left-shifting an 8-bit value by two bits                   |

| <a_mode2></a_mode2>   | Refer to Table Addressing Mode 2                                    |
|-----------------------|---|
| <a_mode2p></a_mode2p> | Refer to Table Addressing Mode 2 (Post-indexed only)                |
| <a_mode3></a_mode3>   | Refer to Table Addressing Mode 3                                    |
| <a_mode4l></a_mode4l> | Refer to Table Addressing Mode 4 (Block load or Stack pop)          |
| <a_mode4s></a_mode4s> | Refer to Table Addressing Mode 4 (Block store or Stack push)        |
| <a_mode5></a_mode5>   | Refer to Table Addressing Mode 5                                    |
| <reglist></reglist>   | A comma-separated list of registers, enclosed in braces ( { and } ) |
| {!}                   | Updates base register after data transfer if ! present              |
| §                     | Refer to Table ARM architecture versions                            |

| Operation  |                                | §  | Assembler   | Sι    | ıpda | ates | ;    | Q | Action                                     | Notes               |
|------------|--------------------------------|----|---|-------|------|------|------|---|--|---------------------|
| Move       | Move                           |    | MOV{cond}{S} Rd, <oprnd2></oprnd2>                        | N     | Z    | С    |      |   | Rd := Oprnd2                               |                     |
|            | NOT                            |    | MVN{cond}{S} Rd, <oprnd2></oprnd2>                        | N     | Z    | C    |      |   | Rd := 0xFFFFFFFF EOR Oprnd2                |                     |
|            | SPSR to register               | 3  | MRS{cond} Rd, SPSR  |       |      |      |      |   | Rd := SPSR                                 |                     |
|            | CPSR to register               | 3  | MRS{cond} Rd, CPSR  |       |      |      |      |   | Rd := CPSR                                 |                     |
|            | register to SPSR               | 3  | MSR{cond} SPSR_ <fields>, Rm</fields>                     |       |      |      |      |   | SPSR := Rm (selected bytes only)           |                     |
|            | register to CPSR               | 3  | MSR{cond} CPSR_ <fields>, Rm</fields>                     |       |      |      |      |   | CPSR := Rm (selected bytes only)           |                     |
|            | immediate to SPSR              | 3  | MSR{cond} SPSR_ <fields>, #<immed_8r></immed_8r></fields> |       |      |      |      |   | SPSR := immed_8r (selected bytes only)     |                     |
|            | immediate to CPSR              | 3  | MSR{cond} CPSR_ <fields>, #<immed_8r></immed_8r></fields> |       |      |      |      |   | CPSR := immed_8r (selected bytes only)     |                     |
| Arithmetic | Add                            |    | ADD{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     | Z    | С    | V    |   | Rd := Rn + Oprnd2                          |                     |
|            | with carry                     |    | ADC{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     | Z    | C    | V    |   | Rd := Rn + Oprnd2 + Carry                  |                     |
|            | saturating                     | 5E | QADD{cond} Rd, Rm, Rn                                     |       |      |      |      | Q | Rd := SAT(Rm + Rn)                         | No shift/rotate.    |
|            | double saturating              | 5E | QDADD{cond} Rd, Rm, Rn                                    |       |      |      |      | Q | Rd := SAT(Rm + SAT(Rn * 2))                | No shift/rotate.    |
|            | Subtract                       |    | SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     | Z    | C    | V    |   | Rd := Rn - Oprnd2                          |                     |
|            | with carry                     |    | SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     | Z    | C    | V    |   | Rd := Rn - Oprnd2 - NOT(Carry)             |                     |
|            | reverse subtract               |    | RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     |      |      | V    |   | Rd := Oprnd2 - Rn                          |                     |
|            | reverse subtract with carry    |    | RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     | Z    | C    | V    |   | Rd := Oprnd2 - Rn - NOT(Carry)             |                     |
|            | saturating                     | 5E | QSUB{cond} Rd, Rm, Rn                                     |       |      |      |      | Q | Rd := SAT(Rm - Rn)                         | No shift/rotate.    |
|            | double saturating              |    | QDSUB{cond} Rd, Rm, Rn                                    |       |      |      |      | Q | Rd := SAT(Rm - SAT(Rn * 2))                | No shift/rotate.    |
|            | Multiply                       |    | MUL{cond}{S} Rd, Rm, Rs                                   | N     | Z    | C*   | k    |   | Rd := (Rm * Rs)[31:0]                      |                     |
|            | accumulate                     | 2  | MLA{cond}{S} Rd, Rm, Rs, Rn                               | N     | Z    | C*   | k    |   | Rd := ((Rm * Rs) + Rn)[31:0]               |                     |
|            | unsigned long                  |    | UMULL{cond}{S} RdLo, RdHi, Rm, Rs                         | N     | Z    | C*   | * V* |   | RdHi,RdLo := unsigned(Rm * Rs)             |                     |
|            | unsigned accumulate long       |    | UMLAL{cond}{S} RdLo, RdHi, Rm, Rs                         | N     | Z    | C*   | * V* |   | RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs) |                     |
|            | signed long                    |    | SMULL{cond}{S} RdLo, RdHi, Rm, Rs                         | N     | Z    | C*   | * V* |   | RdHi,RdLo := signed(Rm * Rs)               |                     |
|            | signed accumulate long         |    | SMLAL{cond}{S} RdLo, RdHi, Rm, Rs                         | N     | Z    | C*   | * V* |   | RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)   |                     |
|            | signed 16 * 16 bit             | 5E | SMULxy{cond} Rd, Rm, Rs                                   |       |      |      |      |   | Rd := Rm[x] * Rs[y]                        | No shift/rotate.    |
|            | signed 32 * 16 bit             | 5E | SMULWy{cond} Rd, Rm, Rs                                   |       |      |      |      |   | Rd := (Rm * Rs[y])[47:16]                  | No shift/rotate.    |
|            | signed accumulate 16 * 16      |    | SMLAxy{cond} Rd, Rm, Rs, Rn                               |       |      |      |      | Q | Rd := Rn + Rm[x] * Rs[y]                   | No shift/rotate.    |
|            | signed accumulate 32 * 16      |    | SMLAWy{cond} Rd, Rm, Rs, Rn                               |       |      |      |      |   | Rd := Rn + (Rm * Rs[y])[47:16]             | No shift/rotate.    |
|            | signed accumulate long 16 * 16 |    | SMLALxy{cond} RdLo, RdHi, Rm, Rs                          |       |      |      |      | ` | RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]     | No shift/rotate.    |
|            | Count leading zeroes           |    | CLZ{cond} Rd, Rm  |       |      |      |      |   | Rd := number of leading zeroes in Rm       |                     |
| Logical    | Test                           |    | TST{cond} Rn, <oprnd2></oprnd2>                           | N     | Z    | С    |      |   | Update CPSR flags on Rn AND Oprnd2         |                     |
|            | Test equivalence               |    | TEO{cond} Rn, <oprnd2></oprnd2>                           | N     | Z    | C    |      |   | Update CPSR flags on Rn EOR Oprnd2         |                     |
|            | AND                            |    | AND{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     |      | C    |      |   | Rd := Rn AND Oprnd2                        |                     |
|            | EOR                            |    | EOR{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     |      | C    |      |   | Rd := Rn EOR Oprnd2                        |                     |
|            | ORR                            |    | ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2>                    | N     |      | C    |      |   | Rd := Rn OR Oprnd2                         |                     |
|            | Bit Clear                      |    | BIC(cond){S} Rd, Rn, <oprnd2></oprnd2>                    |       | Z    |      |      |   | Rd := Rn AND NOT Oprnd2                    |                     |
|            | No operation                   |    | NOP   | 1 - 1 | _    | _    |      |   | R0 := R0                                   | Flags not affected. |
|            | Shift/Rotate                   |    | 1   |       |      |      |      |   | 1  | See Table Operand 2 |
| Compare    | Compare                        |    | CMP{cond} Rn, <oprnd2></oprnd2>                           | N     | Z.   | С    | V    |   | Update CPSR flags on Rn - Oprnd2           |                     |
|            | negative                       |    | CMN{cond} Rn, <oprnd2></oprnd2>                           |       |      |      | v    |   | Update CPSR flags on Rn + Oprnd2           |                     |

# **Vector Floating Point Instruction Set Quick Reference Card**

| Key to Tables     |  |
|-------------------|--|
| {cond}            | See Table Condition Field (on ARM side).                         |
| <s d=""></s>      | S (single precision) or D (double precision).                    |
| <s d="" x=""></s> | As above, or X (unspecified precision).                          |
| Fd, Fn, Fm        | Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision). |

| {E}                     | E: raise exception on any NaN. Without E: raise exception only on signaling NaNs.    |
|-------------------------|--|
| { Z }                   | Round towards zero. Overrides FPSCR rounding mode.                                   |
| <vfpregs></vfpregs>     | A comma separated list of consecutive VFP registers, enclosed in braces ( { and } ). |
| <vfpsysreg></vfpsysreg> | FPSCR, or FPSID.   |

| Operation          |                             | Assembler   | Exceptions         | Action                         | Notes                                  |
|--------------------|-----------------------------|---|--------------------|--------------------------------|--|
| Vector arithmetic  | Multiply                    | FMUL <s d="">{cond} Fd, Fn, Fm</s>                          | IO, OF, UF, IX     | Fd := Fn * Fm                  |  |
|                    | negative                    | FNMUL <s d="">{cond} Fd, Fn, Fm</s>                         | IO, OF, UF, IX     | Fd := - (Fn * Fm)              |  |
|                    | accumulate                  | FMAC <s d="">{cond} Fd, Fn, Fm</s>                          | IO, OF, UF, IX     | Fd := Fd + (Fn * Fm)           |  |
|                    | deduct                      | FNMAC <s d="">{cond} Fd, Fn, Fm</s>                         | IO, OF, UF, IX     | Fd := Fd - (Fn * Fm)           | Exceptions                             |
|                    | negate and accumulate       | FMSC <s d="">{cond} Fd, Fn, Fm</s>                          | IO, OF, UF, IX     | Fd := -Fd + (Fn * Fm)          | IO Invalid operation                   |
|                    | negate and deduct           | FNMSC <s d="">{cond} Fd, Fn, Fm</s>                         | IO, OF, UF, IX     | Fd := -Fd - (Fn * Fm)          | OF Overflow                            |
|                    | Add                         | FADD <s d="">{cond} Fd, Fn, Fm</s>                          | IO, OF, IX         | Fd := Fn + Fm                  | UF Underflow                           |
|                    | Subtract                    | FSUB <s d="">{cond} Fd, Fn, Fm</s>                          | IO, OF, IX         | Fd := Fn - Fm                  | IX Inexact result                      |
|                    | Divide                      | FDIV <s d="">{cond} Fd, Fn, Fm</s>                          | IO, DZ, OF, UF, IX | Fd := Fn / Fm                  | DZ Division by zero                    |
|                    | Copy                        | FCPY <s d="">{cond} Fd, Fm</s>                              |                    | Fd := Fm                       |  |
|                    | Absolute                    | FABS <s d="">{cond} Fd, Fm</s>                              |                    | Fd := abs(Fm)                  |  |
|                    | Negative                    | FNEG <s d="">{cond} Fd, Fm</s>                              |                    | Fd := -Fm                      |  |
|                    | Square root                 | FSQRT <s d="">{cond} Fd, Fm</s>                             | IO, IX             | Fd := sqrt(Fm)                 |  |
| Scalar compare     |                             | $FCMP{E}{cond}$ Fd, Fm                                      | IO                 |                                | Use FMSTAT to transfer flags.          |
|                    | Compare with zero           | $FCMP{E}Z{cond}$ Fd   | IO                 | Set FPSCR flags on Fd - 0      | Use FMSTAT to transfer flags.          |
| Scalar convert     | Single to double            | FCVTDS{cond} Dd, Sm   | IO                 | Dd := convertStoD(Sm)          |  |
|                    | Double to single            | FCVTSD{cond} Sd, Dm   | IO, OF, UF, IX     | Sd := convertDtoS(Dm)          |  |
|                    | Unsigned integer to float   | FUITO <s d="">{cond} Fd, Sm</s>                             |                    | Fd := convertUItoF(Sm)         |  |
|                    | Signed integer to float     | FSITO <s d="">{cond} Fd, Sm</s>                             | IX                 | Fd := convertSItoF(Sm)         |  |
|                    | Float to unsigned integer   | $FTOUI{Z}{cond}$ Sd, Fm                                     | IO, IX             | Sd := convertFtoUI(Fm)         |  |
|                    | Float to signed integer     | $FTOSI{Z} < S/D > {cond} Sd, Fm$                            | IO, IX             | Sd := convertFtoSI(Fm)         |  |
| Save VFP registers |                             | FST <s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s> |                    | [address] := Fd                |  |
|                    | Multiple, unindexed         | FSTMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>      |                    | Saves list of VFP registers, s |  |
|                    | increment after             | FSTMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>     |                    | synonym: FSTMEA (em            |  |
|                    | decrement before            | FSTMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>     |                    | synonym: FSTMFD (full          | l descending)                          |
| Load VFP registers |                             | FLD <s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s> |                    | Fd := [address]                |  |
|                    | Multiple, unindexed         | FLDMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>      |                    | Loads list of VFP registers, s |  |
|                    | increment after             | FLDMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>     |                    | synonym: FLDMFD (ful           | <u>.</u>                               |
|                    | decrement before            | FLDMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>     |                    | synonym: FLDMEA (en            | ipty ascending)                        |
| Transfer registers | ARM to single               | FMSR{cond} Sn, Rd   |                    | Sn := Rd                       |  |
|                    | Single to ARM               | FMRS{cond} Rd, Sn   |                    | Rd := Sn                       |  |
|                    | ARM to lower half of double | FMDLR{cond} Dn, Rd  |                    | Dn[31:0] := Rd                 | Use with FMDHR.                        |
|                    | Lower half of double to ARM | FMRDL{cond} Rd, Dn  |                    | Rd := Dn[31:0]                 | Use with FMRDH.                        |
|                    | ARM to upper half of double | FMDHR{cond} Dn, Rd  |                    | Dn[63:32] := Rd                | Use with FMDLR.                        |
|                    | Upper half of double to ARM | FMRDH{cond} Rd, Dn  |                    | Rd := Dn[63:32]                | Use with FMRDL.                        |
|                    | ARM to VFP system register  | <pre>FMXR{cond} <vfpsysreg>, Rd</vfpsysreg></pre>           |                    | VFPsysreg := Rd                | Stalls ARM until all VFP ops complete. |
|                    | VFP system register to ARM  | <pre>FMRX{cond} Rd, <vfpsysreg></vfpsysreg></pre>           |                    | Rd := VFPsysreg                | Stalls ARM until all VFP ops complete. |
|                    | FPSCR flags to CPSR         | FMSTAT{cond}  |                    | CPSR flags := FPSCR flags      | Equivalent to FMRX R15, FPSCR          |

| <b>FPSCI</b>   | R forma | at |    |  |  |  |    | Roui | nding | (Stride | : - 1)*3 | Vec | tor lengt | h - 1 |  | H   | Exceptio | n trap ei | nable bit | s   |  | (   | Cumulati | ive exce | ption bit | :S  |
|--|---------|----|----|--|--|--|----|------|-------|---------|----------|-----|-----------|-------|--|-----|----------|-----------|-----------|-----|--|-----|----------|----------|-----------|-----|
| 31   | 30      | 29 | 28 |  |  |  | 24 | 23   | 22    | 21      | 20       | 18  | 17        | 16    |  | 12  | 11       | 10        | 9         | 8   |  | 4   | 3        | 2        | 1         | 0   |
| N  | Z       | C  | V  |  |  |  | FZ | RM   | ODE   | STR     | IDE      |     | LEN       |       |  | IXE | UFE      | OFE       | DZE       | IOE |  | IXC | UFC      | OFC      | DZC       | IOC |
| F7: 1 - fluch to zero mode Pounding: 0 - round to page 1 - towards to 2 - towards zero (Vector length * Stride) must not exceed 4 for double practicion operands |         |    |    |  |  |  |    |      | de    |         |          |     |           |       |  |     |          |           |           |     |  |     |          |          |           |     |

| If Fd is S0-S7 or D0-D3, operation is Scalar (regardless of vector length). | If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).              |
|---|--|
| If Fd is S8-S31 or D4-D15, and Fm is S8-S31 or D4-D15, operation is Vector. | S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15) each form a circulating bank of registers. |

## Thumb Instruction Set Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

| Operation             |                               | §  | Assembler                             | Update   | Action   | Notes   |
|-----------------------|-------------------------------|----|---------------------------------------|----------|--|---|
| Move                  | Immediate                     |    | MOV Rd, # <immed 8=""></immed>        | flags    | Rd := immed 8  | 8-bit immediate value.  |
| MOVE                  | Lo to Lo                      |    | MOV Rd, #<1mmed_8>                    | 1        | Rd := Illilled_8<br>Rd := Rm   | 8-bit illimediate value.  |
|                       | Hi to Lo, Lo to Hi, Hi to Hi  |    | MOV Rd, Rm                            | ×        | Rd := Riii<br>Rd := Rm   | Not Lo to Lo  |
| Arithmetic            | Add                           |    | ADD Rd, Rn, # <immed_3></immed_3>     | <i>^</i> | Rd := Rn + immed 3   | 3-bit immediate value.  |
| Aritimetic            | Lo and Lo                     |    | ADD Rd, Rn, Rm                        | <b>/</b> | Rd := Rn + Rm $Rd := Rn + Rm$  | 3-bit illilliediate value.  |
|                       | Hi to Lo, Lo to Hi, Hi to Hi  |    | ADD Rd, Rm                            | ×        | Rd := Rd + Rm  | Not Lo to Lo  |
|                       | immediate                     |    | ADD Rd, # <immed_8></immed_8>         | -        | Rd := Rd + RH $Rd := Rd + immed 8$                                     | 8-bit immediate value.  |
|                       | with carry                    |    | ADC Rd, Rm                            | /        | Rd := Rd + Rm + C-bit  | 6-bit infinediate value.  |
|                       | value to SP                   |    | ADD SP, # <immed_7*4></immed_7*4>     | ×        | SP := SP + immed 7 * 4   | 9-bit immediate value (word-aligned).   |
|                       | form address from SP          |    | ADD Rd, SP, # <immed_8*4></immed_8*4> | ×        | Rd := SP + immed_7 4   | 10-bit immediate value (word-aligned).  |
|                       | form address from PC          |    | ADD Rd, PC, # <immed 8*4=""></immed>  | ×        | Rd := (PC AND 0xFFFFFFC) + immed_8 * 4                                 |   |
|                       | Subtract                      |    | SUB Rd, Rn, Rm                        | ,        | Rd := Rn - Rm  | 10-bit ininiculate value (word-aligned).  |
|                       | immediate 3                   |    | SUB Rd, Rn, # <immed_3></immed_3>     | /        | Rd := Rn - immed 3   | 3-bit immediate value.  |
|                       | immediate 8                   |    | SUB Rd, # <immed_8></immed_8>         | /        | Rd := Rd - immed_3 Rd := Rd - immed_8                                  | 8-bit immediate value.  |
|                       | with carry                    |    | SBC Rd, Rm                            | /        | Rd := Rd - Rm - NOT C-bit  | 8-bit ininiculate value.  |
|                       | value from SP                 |    | SUB SP, # <immed 7*4=""></immed>      | ×        | SP := SP - immed 7 * 4   | 9-bit immediate value (word-aligned).   |
|                       | Negate Negate                 |    | NEG Rd, Rm                            | -        | Rd := - Rm   | 9-bit infinediate value (word-arighed).   |
|                       | Multiply                      |    | MUL Rd, Rm                            | /        | Rd := Rm * Rd  |   |
|                       | Compare                       |    | CMP Rn, Rm                            | /        | update CPSR flags on Rn - Rm   | Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.   |
|                       | negative                      |    | CMN Rn, Rm                            | /        | update CPSR flags on Rn + Rm   | Can be Lo to Lo, Lo to III, III to Lo, of III to III.   |
|                       | immediate                     |    | CMP Rn, # <immed_8></immed_8>         | <b>✓</b> | update CPSR flags on Rn - immed_8                                      | 8-bit immediate value.  |
|                       | No operation                  |    | NOP                                   | ×        | R8 := R8   | Flags not affected.   |
| Logical               | AND                           |    | AND Rd, Rm                            | <i>✓</i> | Rd := Rd AND Rm  | riags not affected.   |
| Logical               | Exclusive OR                  |    | EOR Rd, Rm                            | /        | Rd := Rd FOR Rm  |   |
|                       | OR                            |    | ORR Rd, Rm                            | /        | Rd := Rd OR Rm   |   |
|                       | Bit clear                     |    | BIC Rd, Rm                            | /        | Rd := Rd AND NOT Rm  |   |
|                       | Move NOT                      |    | MVN Rd, Rm                            | /        | Rd := NOT Rm   |   |
|                       | Test bits                     |    | TST Rn, Rm                            | /        | update CPSR flags on Rn AND Rm   |   |
| Shift/rotate          | Logical shift left            |    | LSL Rd, Rm, # <immed 5=""></immed>    | /        | Rd := Rm << immed 5  | 5-bit immediate shift, Allowed shifts 0-31.   |
|                       | Logical silite fere           |    | LSL Rd, Rs                            | /        | Rd := Rd << Rs   | o on miniodiate sinti i movied sintis o on  |
|                       | Logical shift right           |    | LSR Rd, Rm, # <immed_5></immed_5>     | /        | $Rd := Rm \gg immed 5$   | 5-bit immediate shift. Allowed shifts 1-32.   |
|                       |                               |    | LSR Rd, Rs                            | /        | Rd := Rd >> Rs   |   |
|                       | Arithmetic shift right        |    | ASR Rd, Rm, # <immed_5></immed_5>     | /        | Rd := Rm ASR immed 5   | 5-bit immediate shift, Allowed shifts 1-32.   |
|                       |                               |    | ASR Rd, Rs                            | 1        | Rd := Rd ASR Rs  |   |
|                       | Rotate right                  |    | ROR Rd, Rs                            | /        | Rd := Rd ROR Rs  |   |
| Branch                | Conditional branch            |    | B{cond} label                         |          | R15 := label   | label must be within -252 to +258 bytes of current instruction<br>See Table Condition Field (ARM side), AL not allowed. |
|                       | Unconditional branch          |    | B label                               |          | R15 := label   | label must be within ±2Kb of current instruction.   |
|                       | Long branch with link         |    | BL label                              |          | R14 := R15 - 2, R15 := label   | Encoded as two Thumb instructions.  |
|                       |                               |    |                                       |          | 2, 210 1 11001   | label must be within ±4Mb of current instruction.   |
|                       | Branch and exchange           |    | BX Rm                                 |          | R15 := Rm AND 0xFFFFFFE  | Change to ARM state if $Rm[0] = 0$ .  |
|                       | Branch with link and exchange | 5T | BLX label                             |          | R14 := R15 - 2, R15 := label   | Encoded as two Thumb instructions.  |
|                       |                               |    |                                       |          | Change to ARM  | label must be within ±4Mb of current instruction.   |
|                       | Branch with link and exchange | 5T | BLX Rm                                |          | R14 := R15 - 2, R15 := Rm AND 0xFFFFFFFE<br>Change to ARM if Rm[0] = 0 |   |
| Software<br>Interrupt |                               |    | SWI <immed_8></immed_8>               |          | Software interrupt processor exception                                 | 8-bit immediate value encoded in instruction.   |
| Breakpoint            |                               | 5T | BKPT <immed_8></immed_8>              |          | Prefetch abort or enter debug state                                    |   |

### Thumb Instruction Set Quick Reference Card

| Operatio | n                            | §  | Assembler                                | Action   | Notes                         |
|----------|------------------------------|----|--|--|-------------------------------|
| Load     | with immediate offset, word  |    | LDR Rd, [Rn, # <immed_5*4>]</immed_5*4>  | $Rd := [Rn + immed\_5 * 4]$                            |                               |
|          | halfword                     |    | LDRH Rd, [Rn, # <immed_5*2>]</immed_5*2> | $Rd := ZeroExtend([Rn + immed_5 * 2][15:0])$           | Clears bits 31:16             |
|          | byte                         |    | LDRB Rd, [Rn, # <immed_5>]</immed_5>     | $Rd := ZeroExtend([Rn + immed_5][7:0])$                | Clears bits 31:8              |
|          | with register offset, word   |    | LDR Rd, [Rn, Rm]                         | Rd := [Rn + Rm]  |                               |
|          | halfword                     |    | LDRH Rd, [Rn, Rm]                        | Rd := ZeroExtend([Rn + Rm][15:0])                      | Clears bits 31:16             |
|          | signed halfword              |    | LDRSH Rd, [Rn, Rm]                       | Rd := SignExtend([Rn + Rm][15:0])                      | Sets bits 31:16 to bit 15     |
|          | byte                         |    | LDRB Rd, [Rn, Rm]                        | Rd := ZeroExtend([Rn + Rm][7:0])                       | Clears bits 31:8              |
|          | signed byte                  |    | LDRSB Rd, [Rn, Rm]                       | Rd := SignExtend([Rn + Rm][7:0])                       | Sets bits 31:8 to bit 7       |
|          | PC-relative                  |    | LDR Rd, [PC, # <immed_8*4>]</immed_8*4>  | $Rd := [(PC AND 0xFFFFFFFC) + immed_8 * 4]$            |                               |
|          | SP-relative                  |    | LDR Rd, [SP, # <immed_8*4>]</immed_8*4>  | $Rd := [SP + immed_8 * 4]$                             |                               |
|          | Multiple                     |    | LDMIA Rn!, <reglist></reglist>           | Loads list of registers                                | Always updates base register. |
| Store    | with immediate offset, word  |    | STR Rd, [Rn, # <immed_5*4>]</immed_5*4>  | $[Rn + immed\_5 * 4] := Rd$                            |                               |
|          | halfword                     |    | STRH Rd, [Rn, # <immed_5*2>]</immed_5*2> | $[Rn + immed_5 * 2][15:0] := Rd[15:0]$                 | Ignores Rd[31:16]             |
|          | byte                         |    | STRB Rd, [Rn, # <immed_5>]</immed_5>     | $[Rn + immed_5][7:0] := Rd[7:0]$                       | Ignores Rd[31:8]              |
|          | with register offset, word   |    | STR Rd, [Rn, Rm]                         | [Rn + Rm] := Rd  |                               |
|          | halfword                     |    | STRH Rd, [Rn, Rm]                        | [Rn + Rm][15:0] := Rd[15:0]                            | Ignores Rd[31:16]             |
|          | byte                         |    | STRB Rd, [Rn, Rm]                        | [Rn + Rm][7:0] := Rd[7:0]                              | Ignores Rd[31:8]              |
|          | SP-relative, word            |    | STR Rd, [SP, # <immed_8*4>]</immed_8*4>  | $[SP + immed_8 * 4] := Rd$                             |                               |
|          | Multiple                     |    | STMIA Rn!, <reglist></reglist>           | Stores list of registers                               | Always updates base register. |
| Push/    | Push                         |    | PUSH <reglist></reglist>                 | Push registers onto stack                              | Full descending stack.        |
| Pop      | Push with link               |    | PUSH <reglist, lr=""></reglist,>         | Push LR and registers onto stack                       |                               |
|          | Pop                          |    | POP <reglist></reglist>                  | Pop registers from stack                               |                               |
|          | Pop and return               |    | POP <reglist, pc=""></reglist,>          | Pop registers, branch to address loaded to PC          |                               |
|          | Pop and return with exchange | 5T | POP <reglist, pc=""></reglist,>          | Pop, branch, and change to ARM state if address[0] = 0 |                               |

#### **Proprietary Notice**

Email:

ARM is the trademark of ARM Ltd.

info@arm.com

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Email:

info@arm.com

#### **Document Number**

Email:

ARM QRC 0001D

### **Change Log**

| Issue | Date      | By  | Change         |
|-------|-----------|-----|----------------|
| A     | June 1995 | BJH | First Release  |
| В     | Sept 1996 | BJH | Second Release |
| C     | Nov 1998  | BJH | Third Release  |
| D     | Oct 1999  | CKS | Fourth Release |

info@arm.com

Email:

info@arm.com

| ENGLAND                    | GERMANY                     | USA                        | JAPAN                          | KOREA                         |  |  |
|----------------------------|-----------------------------|----------------------------|--------------------------------|-------------------------------|--|--|
| ARM Ltd                    | ARM Ltd                     | ARM Inc                    | ARM KK                         | ARM                           |  |  |
| Fulbourn Road              | Otto-Hahn Str. 13b          | 750 University Avenue      | Plustaria Building 4F,         | Room #1115, Hyundai Building  |  |  |
| Cherry Hinton              | 85521 Ottobrun-Riemerling   | Suite 150,                 | 3-1-4 Shinyokohama, Kohoku-ku, | 9-4, Soonae-Dong, Boondang-Ku |  |  |
| Cambridge CB1 9JN          | Munich                      | Los Gatos CA 95032         | Yokohama-shi, 222-0033         | Sungnam, Kyunggi-Do           |  |  |
| UK                         | Germany                     | USA                        | Japan                          | Korea 463-020                 |  |  |
|                            |                             |                            |                                |                               |  |  |
| Telephone: +44 1223 400400 | Telephone: +49 89 608 75545 | Telephone: +1 408 579 2207 | Telephone: +81 45 477 5260     | Telephone: +82 342 712 8234   |  |  |
| Facsimile: +44 1223 400410 | Facsimile: +49 98 608 75599 | Facsimile: +1 408 579 1205 | Facsimile: +81 45 477 5261     | Facsimile: +82 342 713 8225   |  |  |

info@arm.com

Email:

## ARM Instruction Set Quick Reference Card

| Operation      |                             | §   | Assembler  | Action   | Notes   |
|----------------|-----------------------------|-----|--|--|---|
| Branch         | Branch                      |     | B{cond} label  | R15 := label   | label must be within ±32Mb of current instruction.                              |
|                | with link                   |     | BL{cond} label   | R14 := R15-4, R15 := label   | label must be within ±32Mb of current instruction.                              |
|                | and exchange                | 4T  | BX{cond} Rm  | R15 := Rm, Change to Thumb if Rm[0] is 1   |   |
|                | with link and exchange (1)  | 5T  | BLX label  | R14 := R15 - 4, R15 := label, Change to Thumb  | Cannot be conditional.<br>label must be within ±32Mb of<br>current instruction. |
|                | with link and exchange (2)  | 5T  | BLX{cond} Rm   | R14 := R15 - 4, R15 := Rm[31:1]<br>Change to Thumb if Rm[0] is 1                       |   |
| Load           | Word                        |     | LDR{cond} Rd, <a_mode2></a_mode2>  | Rd := [address]  |   |
|                | User mode privilege         |     | LDR{cond}T Rd, <a_mode2p></a_mode2p>   |  |   |
|                | branch (and exchange)       |     | LDR{cond} R15, <a_mode2></a_mode2>   | R15 := [address][31:1]<br>(§ 5T: Change to Thumb if [address][0] is 1)                 |   |
|                | Byte                        |     | LDR{cond}B Rd, <a_mode2></a_mode2>   | Rd := ZeroExtend[byte from address]  |   |
|                | User mode privilege         |     | LDR{cond}BT Rd, <a_mode2p></a_mode2p>  |  |   |
|                | signed                      | 4   | LDR{cond}SB Rd, <a_mode3></a_mode3>  | Rd := SignExtend[byte from address]  |   |
|                | Halfword                    | 4   | LDR{cond}H Rd, <a_mode3></a_mode3>   | Rd := ZeroExtent[halfword from address]  |   |
|                | signed                      | 4   | LDR{cond}SH Rd, <a_mode3></a_mode3>  | Rd := SignExtend[halfword from address]  |   |
| Load multiple  | Pop, or Block data load     |     | LDM(cond) <a_mode4l> Rd(!), <reglist-pc></reglist-pc></a_mode4l>                 | Load list of registers from [Rd]   |   |
|                | return (and exchange)       |     | LDM{cond} <a_mode4l> Rd{!}, <reglist+pc></reglist+pc></a_mode4l>                 | Load registers, R15 := [address][31:1]<br>(§ 5T: Change to Thumb if [address][0] is 1) |   |
|                | and restore CPSR            |     | LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>                | Load registers, branch (§ 5T: and exchange), CPSR := SPSR                              | Use from exception modes only.  |
|                | User mode registers         |     | LDM{cond} <a_mode4l> Rd, <reglist-pc>^</reglist-pc></a_mode4l>                   | Load list of User mode registers from [Rd]   | Use from privileged modes only.   |
| Store          | Word                        |     | STR{cond} Rd, <a_mode2></a_mode2>  | [address] := Rd  |   |
|                | User mode privilege         |     | STR{cond}T Rd, <a_mode2p></a_mode2p>   | [address] := Rd  |   |
|                | Byte                        |     | STR{cond}B Rd, <a_mode2></a_mode2>   | [address][7:0] := Rd[7:0]  |   |
|                | User mode privilege         |     | STR{cond}BT Rd, <a_mode2p></a_mode2p>  | [address][7:0] := Rd[7:0]  |   |
|                | Halfword                    | 4   | STR{cond}H Rd, <a_mode3></a_mode3>   | [address][15:0] := Rd[15:0]  |   |
| Store multiple | Push, or Block data store   |     | STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>                       | Store list of registers to [Rd]  |   |
|                | User mode registers         |     | STM{cond} <a_mode4s> Rd{!}, <reglist>^</reglist></a_mode4s>                      | Store list of User mode registers to [Rd]  | Use from privileged modes only.   |
| Swap           | Word                        | 3   | SWP{cond} Rd, Rm, [Rn]   | temp := [Rn], [Rn] := Rm, Rd := temp   |   |
|                | Byte                        | 3   | SWP{cond}B Rd, Rm, [Rn]  | temp := ZeroExtend([Rn][7:0]),<br>[Rn][7:0] := Rm[7:0], Rd := temp                     |   |
| Coprocessors   | Data operations             |     | CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>             | Coprocessor defined  |   |
|                |                             | 5   | CDP2 p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>                  |  | Cannot be conditional.  |
|                | Move to ARM reg from coproc | 2   | MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>              |  |   |
|                |                             | 5   | MRC2 p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>                   |  | Cannot be conditional.  |
|                | Move to coproc from ARM reg | 2   | MCR{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>              |  |   |
|                | Y 4                         | 5   | MCR2 p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>                   |  | Cannot be conditional.  |
|                | Load                        | 2   | LDC(cond) p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>                            |  | Comment has a serial discount   |
|                | Store                       | 5   | LDC2 p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>                                 |  | Cannot be conditional.  |
|                | Store                       | 2 5 | STC(cond) p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>                            |  | Connot be conditional   |
| Software       |                             | )   | STC2 p <cpnum>, CRd, <a_mode5> SWI{cond} <immed 24=""></immed></a_mode5></cpnum> | Coftware interrupt processes avacation   | Cannot be conditional.  24-bit value encoded in instruction.                    |
| interrupt      |                             |     | , , _  | Software interrupt processor exception   |   |
| Breakpoint     |                             | 5   | BKPT <immed_16></immed_16>   | Prefetch abort or enter debug state  | Cannot be conditional.  |

### ARM Addressing Modes Quick Reference Card

| Addressing                   | Addressing Mode 2 - Word and Unsigned Byte Data Transfer |   |                       |  |
|------------------------------|--|---|-----------------------|--|
| Pre-indexed Immediate offset |  | [Rn, #+/- <immed_12>]{!}</immed_12>       |                       |  |
|                              | Zero offset  | [Rn]                                      | Equivalent to [Rn,#0] |  |
|                              | Register offset  | [Rn, +/-Rm]{!}                            |                       |  |
|                              | Scaled register offset                                   | [Rn, +/-Rm, LSL # <immed_5>]{!}</immed_5> | Allowed shifts 0-31   |  |
| İ                            |  | [Rn, +/-Rm, LSR # <immed_5>]{!}</immed_5> | Allowed shifts 1-32   |  |
|                              |  | [Rn, +/-Rm, ASR # <immed_5>]{!}</immed_5> | Allowed shifts 1-32   |  |
|                              |  | [Rn, +/-Rm, ROR # <immed_5>]{!}</immed_5> | Allowed shifts 1-31   |  |
|                              |  | [Rn, +/-Rm, RRX]{!}                       |                       |  |
| Post-indexed                 | Immediate offset   | [Rn], #+/- <immed_12></immed_12>          |                       |  |
|                              | Register offset  | [Rn], +/-Rm                               |                       |  |
|                              | Scaled register offset                                   | [Rn], +/-Rm, LSL # <immed_5></immed_5>    | Allowed shifts 0-31   |  |
|                              |  | [Rn], +/-Rm, LSR # <immed_5></immed_5>    | Allowed shifts 1-32   |  |
|                              |  | [Rn], +/-Rm, ASR # <immed_5></immed_5>    | Allowed shifts 1-32   |  |
| Ì                            |  | [Rn], +/-Rm, ROR # <immed_5></immed_5>    | Allowed shifts 1-31   |  |
| İ                            |  | [Rn], +/-Rm, RRX                          |                       |  |

| Addressing Mode 2 (Post-indexed only) |                        |       |                                  |                       |
|---------------------------------------|------------------------|-------|----------------------------------|-----------------------|
| Post-indexed                          | Immediate offset       | [Rn], | [Rn], #+/- <immed_12></immed_12> |                       |
|                                       | Zero offset            | [Rn]  |                                  | Equivalent to [Rn],#0 |
|                                       | Register offset        | [Rn], | +/-Rm                            |                       |
|                                       | Scaled register offset | [Rn], | +/-Rm, LSL # <immed_5></immed_5> | Allowed shifts 0-31   |
|                                       |                        | [Rn], | +/-Rm, LSR # <immed_5></immed_5> | Allowed shifts 1-32   |
|                                       |                        | [Rn], | +/-Rm, ASR # <immed_5></immed_5> | Allowed shifts 1-32   |
|                                       |                        | [Rn], | +/-Rm, ROR # <immed_5></immed_5> | Allowed shifts 1-31   |
|                                       |                        | [Rn], | +/-Rm, RRX                       |                       |

| Addressing   | Addressing Mode 3 - Halfword and Signed Byte Data Transfer |                                   |                       |  |
|--------------|--|-----------------------------------|-----------------------|--|
| Pre-indexed  | Immediate offset   | [Rn, #+/- <immed_8>]{!}</immed_8> |                       |  |
|              | Zero offset  | [Rn]                              | Equivalent to [Rn,#0] |  |
|              | Register   | $[Rn, +/-Rm]{!}$                  |                       |  |
| Post-indexed | Immediate offset   | [Rn], #+/- <immed_8></immed_8>    |                       |  |
|              | Register   | [Rn], +/-Rm                       |                       |  |

| Address | Addressing Mode 4 - Multiple Data Transfer |    |                  |  |  |
|---------|--|----|------------------|--|--|
| Block   | Block load                                 |    | рор              |  |  |
| IA      | Increment After                            | FD | Full Descending  |  |  |
| IB      | Increment Before                           | ED | Empty Descending |  |  |
| DA      | Decrement After                            | FA | Full Ascending   |  |  |
| DB      | Decrement Before                           | EA | Empty Ascending  |  |  |
|         |  |    |                  |  |  |
| Block   | Block store                                |    | push             |  |  |
| IA      | Increment After                            | EA | Empty Ascending  |  |  |
| IB      | Increment Before                           | FA | Full Ascending   |  |  |
| DA      | Decrement After                            | ED | Empty Descending |  |  |
| DB      | Decrement Before                           | FD | Full Descending  |  |  |

| Addressing Mode 5 - Coprocessor Data Transfer |  |                                    |                       |  |
|---|--|------------------------------------|-----------------------|--|
| Pre-indexed                                   | Immediate offset [Rn, #+/- <immed_8*4>]{!}</immed_8*4> |                                    |                       |  |
|   | Zero offset  | [Rn]                               | Equivalent to [Rn,#0] |  |
| Post-indexed                                  | Immediate offset                                       | [Rn], #+/- <immed_8*4></immed_8*4> |                       |  |
| Unindexed                                     | No offset  | [Rn], {8-bit copro. option}        |                       |  |

| ARM architecture versions |  |  |
|---------------------------|--|--|
| n                         | ARM architecture version $n$ and above.                            |  |
| nΤ                        | T variants of ARM architecture version n and above.                |  |
| M                         | ARM architecture version 3M, and 4 and above excluding xM variants |  |
| nЕ                        | E variants of ARM architecture version n and above.                |  |

| Operand 2                        |                               |                     |
|----------------------------------|-------------------------------|---------------------|
| Immediate value                  | # <immed_8r></immed_8r>       |                     |
| Logical shift left immediate     | Rm, LSL # <immed_5></immed_5> | Allowed shifts 0-31 |
| Logical shift right immediate    | Rm, LSR # <immed_5></immed_5> | Allowed shifts 1-32 |
| Arithmetic shift right immediate | Rm, ASR # <immed_5></immed_5> | Allowed shifts 1-32 |
| Rotate right immediate           | Rm, ROR # <immed_5></immed_5> | Allowed shifts 1-31 |
| Register                         | Rm                            |                     |
| Rotate right extended            | Rm, RRX                       |                     |
| Logical shift left register      | Rm, LSL Rs                    |                     |
| Logical shift right register     | Rm, LSR Rs                    |                     |
| Arithmetic shift right register  | Rm, ASR Rs                    |                     |
| Rotate right register            | Rm, ROR Rs                    |                     |

| PSR fields | (use at least one suffix) |            |  |
|------------|---------------------------|------------|--|
| Suffix     | Meaning                   |            |  |
| С          | Control field mask byte   | PSR[7:0]   |  |
| f          | Flags field mask byte     | PSR[31:24] |  |
| s          | Status field mask byte    | PSR[23:16] |  |
| x          | Extension field mask byte | PSR[15:8]  |  |

| <b>Condition Fie</b> | Condition Field (cond)              |                                      |  |  |  |
|----------------------|-------------------------------------|--------------------------------------|--|--|--|
| Mnemonic             | Description                         | Description (VFP)                    |  |  |  |
| EQ                   | Equal                               | Equal                                |  |  |  |
| NE                   | Not equal                           | Not equal, or unordered              |  |  |  |
| CS / HS              | Carry Set / Unsigned higher or same | Greater than or equal, or unordered  |  |  |  |
| CC / LO              | Carry Clear / Unsigned lower        | Less than                            |  |  |  |
| MI                   | Negative                            | Less than                            |  |  |  |
| PL                   | Positive or zero                    | Greater than or equal, or unordered  |  |  |  |
| VS                   | Overflow                            | Unordered (at least one NaN operand) |  |  |  |
| VC                   | No overflow                         | Not unordered                        |  |  |  |
| HI                   | Unsigned higher                     | Greater than, or unordered           |  |  |  |
| LS                   | Unsigned lower or same              | Less than or equal                   |  |  |  |
| GE                   | Signed greater than or equal        | Greater than or equal                |  |  |  |
| LT                   | Signed less than                    | Less than, or unordered              |  |  |  |
| GT                   | Signed greater than                 | Greater than                         |  |  |  |
| LE                   | Signed less than or equal           | Less than or equal, or unordered     |  |  |  |
| AL                   | Always (normally omitted)           | Always (normally omitted)            |  |  |  |

| Key to tables         |  |  |  |  |
|-----------------------|--|--|--|--|
| {!}                   | Updates base register after data transfer if ! present. (Post-indexed always updates.) |  |  |  |
| <immed_8r></immed_8r> | A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.  |  |  |  |
| +/-                   | + or (+ may be omitted.)   |  |  |  |