

<- This means this lab is on your local computer


Lab 5: Logisim

CS61C FA24

Topics

- Logisim tools
- Basic logic gates in Logisim
- Advanced (and useful) Logisim components
- Wire colors in Logisim


Logisim Basics



Don't forget about debugger finger!!

AND Gate


2 - input AND gate




Α	В	Output
0	0	0
0	1	0
1	0	0
1	1	1

AND - logisim

Properties	State	
	AND Gate	e (120,360)
FPGA su	ıpported:	Supported
Facing		→ East
Data Bits		1
Gate Size		Medium
Number Of Inputs		2
Output Value		0/1
Label		
Label Font		SansSerif Bold 16
Negate 1 († To	p)	No
Negate 2 (↓ Bo	ottom)	No



OR Gate



ınp	inputs			
A	В	C		
0	0	0		
0	1	1		
1	0	1		
1	1	1		


OR - logisim


Properties	State			*		8			8	8									
	OR Gate	(120,360)		6		8													
FPGA sı	upported:	Supported		v	Si .	v		¥	27		v	n		v				÷	
Facing		→ East		*	18		, C	}										-	
Data Bits		1			7		Τ,	1				r						_	
Gate Size		Medium		×	ä		0 0		e	5		>					1	b	>
Number Of In	outs	2					1]	1			z 5	•		53		•		
Output Value		0/1					1	-				\Box							
Label				*	2	*			4	12		2	•	×					
Label Font		SansSerif Bold 16							- 8	1				٠	•			•	•
Negate 1 (↑ To	op)	No			2							x							
Negate 2 (↓ Bo	ottom)	No		÷					8					·					
			N. C.																

NOT Gate


Properties	State		 20 81			*	×		*	*	e:		*		n 9	*	
	NOT Ga	te (110,320)		100 1		8	—							21			
FPGA su	ipported:	Supported		(*)	1•		1		> C						-		0 b
Facing		→ East				88	Ц		•	Ш	15	i.e		10		•	
Data Bits		1					5 10							6			
Gate Size		Wide				,			2				×				
Output Value		0/1				•		-									
Label																	
Label Font		SansSerif Bold 16												8			


Adder







Shifter






Comparator






Register




Splitter

Splitt	er (270,270)
FPGA supported:	Supported
Facing	← West
Fan Out	2
Bit Width In	2
Appearance	Left-handed
Spacing	1
Bit 0	<u>0 (↑ Top</u>)
Bit 1	1 (↓ Bottom)



Splitter cont.

Splitt	er (590,720)
FPGA supported:	Supported
Facing	→ East
Fan Out	4
Bit Width In	8
Appearance	Left-handed
Spacing	5
Bit 0	0 (↑ Top)
Bit 1	0 (↑ Top)
Bit 2	1
Bit 3	1
Bit 4	2
Bit 5	2
Bit 6	2
Bit 7	3 (↓ Bottom)



Tip: You can shift-click the bit rows to select multiple bits. Editing one bit's pins will then edit the pins for multiple bits at once! This can save lots of time.

Mux

Multiplexer (180,430)

FPGA supported: Supported

Facing → East

Gate Size Wide


Select Location Bottom/Left


Select Bits

Data Bits

Disabled Output Zero

Include Enable? No





Wire colors and their meanings (from spec)

Color	Meaning
Dark green	1-bit wire has a value of 0
Bright green	1-bit wire has a value of 1
Black	Multi-bit wire (many components have bit width attributes which can be configured in the attributes menu on the bottom left)
Red (values with EEEE)	The wire has multiple values on it (in this case, a 0 and 1 from the 2 inputs). Also, remember that a big circle appears at wire junctions.
Blue (values with UUUU)	The wire is floating (i.e. has no known value)
Orange	The wire is connected to components that have different bit widths. A simple example is a 1-bit input pin connected to a 2-bit output pin. In the shown example, there's a slightly hidden wire behind the MUX connecting the 2-bit lower data line to the 1-bit select line. Watch out for these!

Demo

DEMO TIME