


Taylor
Comley
Caba

default: data-valid: 0, $oe \leq 1$, $we \leq 1$, $tri-en \leq 0$, $ready \leq 0$



oe to be on 20ns before read

data not valid until 40ns, so Rszm will initially get an invalid value but it will get a good one by the end.

Edits I was correct - those states were unnecessary. But I was missing important signals in the process sensitivity list, so it took me a whole extra clock cycle to get the data

A completely unnecessary state, but it looks like the test will want data-valid to be asserted for only 1 clock cycle... Maybe I will change the turning off of data-valid to the end of the idle state so we can get rid of this state.

The reason we can't put this in r60 (unless at the end) is because the data won't be valid

The lab document says we need this state to do the data-hold time, but for this chip the data hold time is 0ns - so this is unnecessary.