

Reset Register: RESET_REG



Status Register: STATUS_REG



Bits	Name	Description	Reset Value
0	write_one_byte_done	Writing one Byte to Transmit FIFO is done O Reading one Byte in progress 1 Reading one Byte done	1
1	read_one_byte_done	Reading one Byte from Receive FIFO is done 0 Writing one Byte in progress 1 Writing one Byte done	1
2-26	Reserved	Not used	0
27	cycle_done	A cycle process is done 0 While working 1 When done	1
28	RxFIFO_Full	Indicates that the receive FIFO is full O Receive FIFO is not full 1 Receive FIFO is full	0
29	TxFIFO_Full	Indicates that the transmit FIFO is full O Transmit FIFO is not full 1 Transmit FIFO is full	0
30	RxFIFO_Empty	Indicates that the receive FIFO is empty 0 Receive FIFO is not empty 1 Receive FIFO is empty	1
31	TxFIFO_Empty	Indicates that the transmit FIFO is empty 0 Transmit FIFO is not empty 1 Transmit FIFO is empty	1

Occupancy on receive FIFO Register: OCCUPANCY_RXFIFO_REG




Bits	Name	Description	Reset Value
0-22	Reserved	Not used	0
23-31	status_read Indicates the number of Bytes written onto receive FIFO. Its maximum value can be 100h.		1

Occupancy on transmit FIFO Register: OCCUPANCY_TXFIFO_REG



Bits	Name	Description	Reset Value
0-22	Reserved	Not used	0
23-31	status_send	Indicates the number of Bytes written onto transmit FIFO. Its maximum value can be 104h, when transmit FIFO is also full.	

Control cycle Register: CONTROL_CYCLE_REG



Bits	Name	Description	Reset Value
		1 starts a new cycle session	
0	start_session	O resets internal latches (but not disables the currently running cycle session)	0
		1 when used in conjunction with the following types of cycles:	
	end_session	- command -> end	
1		- command + address -> end	0
1		- command + dummy -> end	
		 command + address + dummy -> end 	
		0 in all other types of cycles (they automatically go to end)	
2-14	div_rate	The division rate for the Serial Clock (C).	
15-18	dummy_clks	Number of dummy bits.	0
19-27	nr_of_bytes	Number of Bytes to read/write from/to Serial Flash Memory.	
28	write_mem	Write to Serial Flash Memory.	
29	read_mem	Read from Serial Flash Memory.	
30	dummy	Send dummy bits (high impedance).	
31	addr	Send the Address.	


Data input Register: DATA_IN_REG



Data output Register: DATA_OUT_REG




Control for FIFO Register: CONTROL_FIFO_REG



Bits	Name	Description	Reset Value
0-29	Reserved	Not used	0
30	write_to_buffer_send	1 Enables one Byte writing to transmit FIFO0 Resets internal latches	0
31	read_from_buffer_receive	1 Enables one Byte reading from receive FIFO0 Resets internal latches	0

Operating Modes Register: MODES_REG



Bits	Name	Description	Reset Value
0-23	Reserved	Not used	0
24-25	write_mode	Mode on which writing will be made 0 Extended Mode 1 Dual Mode 2 Quad Mode	0
26-27	read_mode	Mode on which reading will be made 0 Extended Mode 1 Dual Mode 2 Quad Mode	0
28-29	addr_mode Mode on which the address will be send Extended Mode Dual Mode Quad Mode		0
30-31	Mode on which the command instruction will be send O. Extended Mode		0

Register	Offset
RESET_REG	BASEADDR + 0x00
STATUS_REG	BASEADDR + 0x04
OCCUPANCY_RXFIFO_REG	BASEADDR + 0x08
OCCUPANCY_TXFIFO_REG	BASEADDR + 0x0C
CONTROL_CYCLE_REG	BASEADDR + 0x10
DATA_IN_REG	BASEADDR + 0x14
DATA_OUT_REG	BASEADDR + 0x18
CONTROL_FIFO_REG	BASEADDR + 0x1C
MODES_REG	BASEADDR + 0x20