Lab 6 - Taylor Cowley and Andrew Okazaki

- Programmable Interrupt Timer (PIT)
 - Register Descriptions
 - Timing Diagrams
 - Driver API
 - Bug Report

Programmable Interrupt Timer (PIT)

Register Descriptions


I our PIT we used four different registers named, slv_reg0, slv_reg1, slv reg2, slv reg3.

Register Name	Register Address (in xparameters.h)	Purpose
slv_reg0	0x7bc00000	Used as a 32 bit counter
slv_reg1	0x7bc00004	Contains the delay number
slv_reg2	0x7bc00008	The control register, if bit_0 = 1 allow it to decrement else do not. If bit_1 = 1 then show interrupts else do not show interrupts., If bit_2 = 1 allow the value to reload once it hits 0 else do not reload.
slv_reg3	0x7bc00010	Bit 0 contains output to signal an

interrupt. Bits 31-1 are a pre-set value used for debugging

Timing Diagram

This is a simulation of our PIT timer. Note at the top, because the count register has reached 1, and the control register's 1 bit is on, an interrupt is generated for one clock cycle



Driver API

The api was automatically generated in pit.h by the EDK. The important functions are listed below. BaseAddress should always be XPAR_PIT_0_BASEADDR (generated in xparameters.h), and the RegOffset should always be 0.

// Used to write a value to reg0, the count register
#define PIT_mWriteSlaveReg0(BaseAddress, Reg0ffset, Value

```
) \
    Xil Out32((BaseAddress) + (PIT SLV REGO OFFSET) + (Re
gOffset), (Xuint32)(Value))
// Used to write a value to reg1, the reload register. A
higher number makes the PIT generate interrupts slower
#define PIT mWriteSlaveReg1(BaseAddress, RegOffset, Value
) \
    Xil Out32((BaseAddress) + (PIT SLV REG1 OFFSET) + (Re
gOffset), (Xuint32)(Value))
// Used to write a value to reg2, the control register. T
he bits that matter are listed in the above table
#define PIT mWriteSlaveReg2(BaseAddress, RegOffset, Value
) \
    Xil Out32((BaseAddress) + (PIT SLV REG2 OFFSET) + (Re
gOffset), (Xuint32)(Value))
// Used to write a value to reg3. Dangerous. Do not use.
#define PIT mWriteSlaveReg3(BaseAddress, RegOffset, Value
) \
    Xil Out32((BaseAddress) + (PIT SLV REG3 OFFSET) + (Re
gOffset), (Xuint32)(Value))
// The following are to read from the registers.
#define PIT mReadSlaveReg0(BaseAddress, Reg0ffset) \
    Xil In32((BaseAddress) + (PIT SLV REGO OFFSET) + (Reg
```

```
Offset))
#define PIT_mReadSlaveReg1(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (PIT_SLV_REG1_OFFSET) + (Reg
Offset))
#define PIT_mReadSlaveReg2(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (PIT_SLV_REG2_OFFSET) + (Reg
Offset))
#define PIT_mReadSlaveReg3(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (PIT_SLV_REG3_OFFSET) + (Reg
Offset))
```

Bug Report

In our code we had a hard time with hardware often we would not include hardware that was needed. Often we did not know why or when some of the hardware modules were dropped from of our code. We ended up having to generate our hardware multiple times while trying to pass this lab off. The second error that we ran into was that our PIT interrupt timer was not generating an interrupt. This was a difficult problem but after simulating we were able to update the logic so that the pit would register a high value after a given amount of time. After knowing that the PIT timer was working correctly using it in our code took a while to figure out. But after using the generated C functions we were able to write and read checking that everything was working properly.

```
* helloworld.c: simple test application
 * Currently used to test lab 3 for Space Invaders.
 * Taylor Cowley and Andrew Okazaki
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "xparameters.h"
#include "xaxivdma.h"
#include "xio.h"
#include "time.h"
#include "unistd.h"
#include "tank.h"
#include "interface.h"
#include "aliens.h"
#include "bunkers.h"
#include "mother_ship.h"
#include "util.h"
#include "sound/xac97_1.h"
#include "sound/sound.h"
#include "xgpio.h"
#include "mb_interface.h"
#include "xintc_1.h"
#include "sound/sound.h"
#include "pit.h"
#define DEBUG
#define SCREEN_RES_X 640 // Our screen resolution is 640 * 480 #define SCREEN_RES_Y 480 // Our screen resolution is 640 * 480
#define BLACK 0x00000000 // Hex value for black
#define BLUE 0x2222FF
#define ONE_SECOND 100
                             // 100 ticks in a second
                             // 50 ticks in half a second
#define HALF SECOND 50
#define QUARTER_SECOND 25 // 25 ticks in a quarter second
#define EIGHTH_SECOND 12 // 12 ticks in an <u>eigth</u> second #define TENTH_SECOND 10 // 10 ticks in a tenth second
#define TWENTIETH SECOND 5 // 5 ticks in a twentieth second
#define SUPER_FAST 2
                              // super fast
                                               // Mother ship moves slowly
#define MOTHER_SHIP_SPEED TENTH_SECOND
#define MOTHER_SHIP_SPAWN_CONSTANT 1000
                                               // Mother ship spawns infrequently
#define ALIEN_SHOT_SPAWN_CONSTANT 100
                                               // Aliens shoot frequently
#define ALIEN_MOVE_SPEED HALF_SECOND
                                               // aliens move very slowly
#define BUTTON_UP
                          0x4 // Constants for button masks
#define BUTTON_DOWN
                          0x10
#define BUTTON LEFT
                          8x0
#define BUTTON_RIGHT
                          0x2
#define BUTTON_CENTER
                          0x1
// All speed modifiers for the PIT timer
#define PIT_TENTH_SPEED 10000000
                                               // This is really slow. like paused
```

```
#define PIT FIFTH SPEED 5000000
#define PIT_THREEFOURTHS_SPEED 7500000
                                    //
                                    // The speed the FIT was running at
#define PIT NORMAL SPEED 1000000
#define PIT_1_5x_speed 750000
                                     //
#define PIT_2x_speed 500000
                                     //
#define PIT_4x_speed 250000
                                     //
                                    // 10x speed
#define PIT_10x_speed 100000
#define PIT_100x_speed 10000
                                    // 100x speed
#define PIT_LUDICROUS_SPEED PIT_100x_speed // (same as 100x speed)
#define PIT_NO_OFFSET 0
                                     // For writing to registers
#define PIT_NO_OFFSET 0 // For writing to registers
#define PIT_CONTROL_RUN 0x00000007 // Control value to make it RUN
#define PIT_GOOD_INITIAL_VALUE 100000000 // initial value for counter
void print(char *str);
                          // print exists!
#define FRAME_BUFFER_0_ADDR 0xC1000000 // Starting location in DDR
// Init our pit registers to good values
void init_pit();
void change_speed_on_input();
//----
XGpio gpLED; // This is a handle for the LED GPIO block.
XGpio gpPB; // This is a handle for the push-button GPIO block.
uint32_t* framePointer0 = (uint32_t*) FRAME_BUFFER_0_ADDR;
int32_t mother_ship_points;
uint32_t cpu_usage_timer = 0;
uint32_t sound_count = 0;
void timer_interrupt_handler(){
                                        // Timer for timing
   static uint32 t timerCount;
   static uint32_t mother_ship_move_counter; // Timer for mother ship
   timerCount++;
                                       // Increment all counters
   mother_ship_move_counter++;
   mother_ship_points++;
   int32_t r = rand();
   if(r%ALIEN_SHOT_SPAWN_CONSTANT == 0){
      if(r%MOTHER SHIP SPAWN CONSTANT == 0){
      if(mother_ship_move_counter >= MOTHER_SHIP_SPEED) {     // MS moves
      mother_ship_move_counter = 0;
      mother_ship_move();
```

```
if(mother_ship_points > TENTH_SECOND){
       mother ship points = 0;
                                 // Mother ship points will display
       mother_ship_points_blink();
   if(timerCount >= HALF SECOND ){
       timerCount = 0;
       aliens_move(framePointer0); // move the aliens
   }
   // Now to check the buttons.
   if(currentButtonState & BUTTON_LEFT){
       tank move left(framePointer0);
                                         // Moving the tank left
   if(currentButtonState & BUTTON_RIGHT){
       tank move right(framePointer0);
                                         // Moving the tank right
   if(currentButtonState & BUTTON_CENTER){
       tank fire(framePointer0);
                                         // Fire the tank!
   sound vol up();
   sound_vol_down();
}
// Interrupt handler for the push buttons
void pb_interrupt_handler(){
   XGpio_InterruptGlobalDisable(&gpPB); // Can't be interrupted by buttons
   currentButtonState = XGpio_DiscreteRead(&gpPB, 1);
   // Time to clear the interrupt and reenable GPIO interrupts
   XGpio_InterruptClear(&gpPB, 0xFFFFFFF);
   XGpio_InterruptGlobalEnable(&gpPB);
}
// We are making sound here :)
void sound_interrupt_handler(){
// Making sound!
   sound_run();
// Main interrupt handler, queries interrupt controller to see what peripheral
// fired the interrupt and then dispatches the corresponding interrupt handler.
// This routine acks the interrupt at the controller level but the peripheral
// interrupt must be ack'd by the dispatched interrupt handler.
// Question: Why is timer_interrupt_handler() called after ack'ing controller
// but pb_interrupt_handler() is called before ack'ing the interrupt controller?
void interrupt handler dispatcher(void* ptr) {
   int intc_status = XIntc_GetIntrStatus(XPAR_INTC_0_BASEADDR);
   // Check the FIT interrupt first.
   if (intc_status & XPAR_PIT_0_MYINTERRUPT_MASK){
       XIntc_AckIntr(XPAR_INTC_0_BASEADDR, XPAR_PIT_0_MYINTERRUPT_MASK);
       timer_interrupt_handler(); // It was a timer interrupt! call that fn
```

```
// Check the push buttons.
    if (intc status & XPAR PUSH BUTTONS 5BITS IP2INTC IRPT MASK) {
       pb_interrupt_handler();  // It was a button interrupt!
       XIntc_AckIntr(XPAR_INTC_0_BASEADDR, // Acknowledge the interrupt
                XPAR_PUSH_BUTTONS_5BITS_IP2INTC_IRPT_MASK);
     // Check the sound card
    if (intc_status & XPAR_AXI_AC97_0_INTERRUPT_MASK){
    // Acknowledge that interrupt
    XIntc_AckIntr(XPAR_INTC_0_BASEADDR, XPAR_AXI_AC97_0_INTERRUPT_MASK);
    sound interrupt handler(); // Make sound!
}
// Initializes our PIT with proper values in its registers
void init_pit(){
    // Set up our count register with a good initial value
    PIT_mWriteSlaveReg0 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_GOOD_INITIAL_VALUE);
    // Set up our reload register with normal value: 100x a second, same as fit
    PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_NORMAL_SPEED); // 100x a
second
    // Put value in control register to enable interrupts, reload, and count
    PIT_mWriteSlaveReg2 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_CONTROL_RUN);
}
void init_interrupts(void){
    int32_t success;
    init pit();
    print("\n\rHello . Let's have a fun \e[31m\e[1mtime \e[21m\e[0m\n\r");
    success = XGpio_Initialize(&gpPB, XPAR_PUSH_BUTTONS_5BITS_DEVICE_ID);
    // Set the push button peripheral to be inputs.
    XGpio_SetDataDirection(&gpPB, 1, 0x0000001F);
    // Enable the global GPIO interrupt for push buttons.
   XGpio_InterruptGlobalEnable(&gpPB);
    // Enable all interrupts in the push button peripheral.
    XGpio_InterruptEnable(&gpPB, 0xFFFFFFFF);
    // Register the interrupt handler
    microblaze_register_handler(interrupt_handler_dispatcher, NULL);
    // And enable interrupts
    XIntc_EnableIntr(XPAR_INTC_0_BASEADDR, // interrupts to enable
    (XPAR_PIT_0_MYINTERRUPT_MASK | // fit timer
            XPAR_PUSH_BUTTONS_5BITS_IP2INTC_IRPT_MASK | // buttons
                XPAR_AXI_AC97_0_INTERRUPT_MASK)); // sound card
    // Master the enable
   XIntc_MasterEnable(XPAR_INTC_0_BASEADDR);
    // And enable again
   microblaze enable interrupts();
}
// This changes the speed of the pit timer, and hence the game, based
// on a key input of 0-9
// This is done by changing the value of the timer's reload register.
```

```
void change speed on input(){
    char input = getchar();
    switch (input) { // And change the speed based on input
    case '1':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_TENTH_SPEED);
10x a second
        break;
    case '2':
       PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_FIFTH_SPEED);
50x a second
        break;
    case '3':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET,
PIT THREEFOURTHS SPEED); // 75x a second
       break;
    case '4':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_NORMAL_SPEED); // 1x
speed
       break;
    case '5':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_1_5x_speed); // 1.5
 speed
        break;
    case '6':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_2x_speed); // 2x
speed
        break;
    case '7':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_4x_speed); // 4x
speed
        break;
    case '8':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_10x_speed);
10x speed
        break;
    case '9':
        PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET,
PIT_LUDICROUS_SPEED); // LUDICROUS SPEED
        break;
    case '0':
       PIT_mWriteSlaveReg1 (XPAR_PIT_0_BASEADDR, PIT_NO_OFFSET, PIT_NORMAL_SPEED); //
100x a second NORMAL SPEED
       break;
int main() {
    sound_init_AC_97();
                                       // Necessary for all programs.
    init_platform();
    init_interrupts();
    int Status;
                                       // Keep track of success/failure of system
function calls.
   XAxiVdma videoDMAController;
    // There are 3 steps to initializing the vdma driver and IP.
    // Step 1: lookup the memory structure that is used to access the vdma driver.
    XAxiVdma_Config * VideoDMAConfig = XAxiVdma_LookupConfig(XPAR_AXI_VDMA_0_DEVICE_ID);
    // Step 2: Initialize the memory structure and the hardware.
    if(XST_FAILURE == XAxiVdma_CfgInitialize(&videoDMAController,
```

```
VideoDMAConfig, XPAR_AXI_VDMA_0_BASEADDR)) {
        xil_printf("VideoDMA Did not initialize.\r\n");
    // Step 3: (optional) set the frame store number.
    if(XST_FAILURE == XAxiVdma_SetFrmStore(&videoDMAController, 2, XAXIVDMA_READ)) {
        xil printf("Set Frame Store Failed.");
    // Initialization is complete at this point.
    // Setup the frame counter. We want two read frames. We don't need any write frames
but the
    // function generates an error if you set the write frame count to 0. We set it to 2
    // but ignore it because we don't need a write channel at all.
    XAxiVdma FrameCounter myFrameConfig;
   myFrameConfig.ReadFrameCount = 2;
    myFrameConfig.ReadDelayTimerCount = 10;
    myFrameConfig.WriteFrameCount =2;
   myFrameConfig.WriteDelayTimerCount = 10;
    Status = XAxiVdma_SetFrameCounter(&videoDMAController, &myFrameConfig);
    if (Status != XST_SUCCESS) {
        xil_printf("Set frame counter failed %d\r\n", Status);
        if(Status == XST_VDMA_MISMATCH_ERROR)
            xil printf("DMA Mismatch Error\r\n");
    // Now we tell the driver about the geometry of our frame buffer and a few other
things.
    // Our image is 480 \times 640.
    XAxiVdma DmaSetup myFrameBuffer;
                                          // 480 vertical pixels.
    myFrameBuffer.VertSizeInput = 480;
   myFrameBuffer.HoriSizeInput = 640*4; // 640 horizontal (32-bit pixels).
   myFrameBuffer.Stride = 640*4;
                                          // Dont' worry about the rest of the values.
   myFrameBuffer.FrameDelay = 0;
    myFrameBuffer.EnableCircularBuf=1;
   myFrameBuffer.EnableSync = 0;
    myFrameBuffer.PointNum = 0;
    myFrameBuffer.EnableFrameCounter = 0;
    myFrameBuffer.FixedFrameStoreAddr = 0;
    if(XST_FAILURE == XAxiVdma_DmaConfig(&videoDMAController, XAXIVDMA_READ,
&myFrameBuffer)) {
        xil_printf("DMA Config Failed\r\n");
    // We need to give the frame buffer pointers to the memory that it will use. This
memory
    // is where you will write your video data. The vdma IP/driver then streams it to the
HDMI
    // IP.
    myFrameBuffer.FrameStoreStartAddr[0] = FRAME_BUFFER_0_ADDR;
    myFrameBuffer.FrameStoreStartAddr[1] = FRAME_BUFFER_0_ADDR + 4*640*480;
    if(XST_FAILURE == XAxiVdma_DmaSetBufferAddr(&videoDMAController, XAXIVDMA_READ,
            myFrameBuffer.FrameStoreStartAddr)) {
        xil_printf("DMA Set Address Failed Failed\r\n");
    // Print a sanity message if you get this far.
    xil_printf("Woohoo! I made it through initialization.\n\r");
    // Now, let's get ready to start displaying some stuff on the screen.
    // The variables framePointer and framePointer1 are just pointers to the base address
    // of frame 0 and frame 1.
```

```
uint32 t* framePointer0 = (uint32 t*) FRAME BUFFER 0 ADDR;
    // Just paint some large red, green, blue, and white squares in different
    // positions of the image for each frame in the buffer (framePointer0 and
framePointer1).
    int row=0, col=0;
    for( row=0; row<SCREEN RES Y; row++) {</pre>
       for(col=0; col<SCREEN_RES_X; col++) {</pre>
            framePointer0[row*SCREEN_RES_X + col] = BLACK;
        }
    }
    bunkers init(framePointer0);
                                          // Init the bunkers
    tank_init();
                                           // initialize the tank
    tank_draw(framePointer0, false); // draw the tank interface_init_board(framePointer0); // draw the tanks
                                           // draw the tanks at the top
    aliens_init(framePointer0);
                                           // initialize aliens
    mother_ship_init(framePointer0);
                                           // Init the mother ship
    // This tells the HDMI controller the resolution of your display (there must be a
better way to do this).
   XIo_Out32(XPAR_AXI_HDMI_0_BASEADDR, 640*480);
    // Start the DMA for the read channel only.
    if(XST_FAILURE == XAxiVdma_DmaStart(&videoDMAController, XAXIVDMA_READ)){
       xil_printf("DMA START FAILED\r\n");
    int frameIndex = 0;
    // We have two frames, let's park on frame 0. Use frameIndex to index them.
    // Note that you have to start the DMA process before parking on a frame.
    if (XST_FAILURE == XAxiVdma_StartParking(&videoDMAController, frameIndex,
XAXIVDMA READ)) {
       xil_printf("vdma parking failed\n\r");
    // -----
    // Required, or the whole program halts for an unidentified reason
    srand((unsigned)time( NULL ));
    // Why is this necessary?
    while(1){
              cpu_usage_timer++;
        // Now we wait for input. You can input 0-9, with varying speeds for the
        // clock depending on the number
       change_speed_on_input();
    cleanup_platform();
   return 0;
}
```

pit.h

```
/******************************
* Filename:
C:\Users\superman\Desktop\byu-ee-427-labs\PIT\MyProcessorIPLib/drivers/pit v1 00 a/src/pit
* Version:
                 1.00.a
* Description: pit Driver Header File
* Date:
                 Wed Nov 02 16:29:39 2016 (by Create and Import Peripheral Wizard)
* Taylor Cowley and Andrew Okazaki.
* Note: This file was auto-generated by the EDK and unchanged by us
*******************
#ifndef PIT_H
#define PIT H
#include "xbasic_types.h"
#include "xstatus.h"
#include "xil io.h"
/**
* User Logic Slave Space Offsets
* -- SLV_REGO : user logic slave module register 0
* -- SLV_REG1 : user logic slave module register 1
* -- SLV_REG2 : user logic slave module register 2
* -- SLV_REG3 : user logic slave module register 3
#define PIT_USER_SLV_SPACE_OFFSET (0x00000000)
#define PIT_SLV_REGO_OFFSET (PIT_USER_SLV_SPACE_OFFSET + 0x00000000)
#define PIT_SLV_REG1_OFFSET (PIT_USER_SLV_SPACE_OFFSET + 0x00000004)
#define PIT_SLV_REG2_OFFSET (PIT_USER_SLV_SPACE_OFFSET + 0x00000008)
#define PIT_SLV_REG3_OFFSET (PIT_USER_SLV_SPACE_OFFSET + 0x0000000C)
/*************************** Type Definitions ***********************/
/******* Macros (Inline Functions) Definitions ***********/
/**
* Write a value to a PIT register. A 32 bit write is performed.
* If the component is implemented in a smaller width, only the least
* significant data is written.
* @param
        BaseAddress is the base address of the PIT device.
* @param RegOffset is the register offset from the base to write to.
* @param Data is the data written to the register.
* @return None.
* @note
```

```
* C-style signature:
 * void PIT_mWriteReg(Xuint32 BaseAddress, unsigned RegOffset, Xuint32 Data)
 * /
#define PIT_mWriteReg(BaseAddress, RegOffset, Data) \
    Xil_Out32((BaseAddress) + (RegOffset), (Xuint32)(Data))
/ * *
 * Read a value from a PIT register. A 32 bit read is performed.
 * If the component is implemented in a smaller width, only the least
 * significant data is read from the register. The most significant data
 * will be read as 0.
 * @param
          BaseAddress is the base address of the PIT device.
 * @param
          RegOffset is the register offset from the base to write to.
 * @return Data is the data from the register.
 * @note
 * C-style signature:
   Xuint32 PIT_mReadReg(Xuint32 BaseAddress, unsigned RegOffset)
 * /
#define PIT_mReadReg(BaseAddress, RegOffset) \
   Xil_In32((BaseAddress) + (RegOffset))
/ * *
 * Write/Read 32 bit value to/from PIT user logic slave registers.
 * @param
          BaseAddress is the base address of the PIT device.
 * @param RegOffset is the offset from the slave register to write to or read from.
 * @param Value is the data written to the register.
 * @return Data is the data from the user logic slave register.
 * @note
 * C-style signature:
   void PIT_mWriteSlaveRegn(Xuint32 BaseAddress, unsigned RegOffset, Xuint32 Value)
   Xuint32 PIT_mReadSlaveRegn(Xuint32 BaseAddress, unsigned RegOffset)
 * /
#define PIT_mWriteSlaveReg0(BaseAddress, RegOffset, Value) \
    Xil_Out32((BaseAddress) + (PIT_SLV_REGO_OFFSET) + (RegOffset), (Xuint32)(Value))
#define PIT_mWriteSlaveReg1(BaseAddress, RegOffset, Value) \
    Xil_Out32((BaseAddress) + (PIT_SLV_REG1_OFFSET) + (RegOffset), (Xuint32)(Value))
#define PIT_mWriteSlaveReg2(BaseAddress, RegOffset, Value) \
    Xil_Out32((BaseAddress) + (PIT_SLV_REG2_OFFSET) + (RegOffset), (Xuint32)(Value))
#define PIT_mWriteSlaveReg3(BaseAddress, RegOffset, Value) \
    Xil_Out32((BaseAddress) + (PIT_SLV_REG3_OFFSET) + (RegOffset), (Xuint32)(Value))
#define PIT_mReadSlaveReg0(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (PIT_SLV_REG0_OFFSET) + (RegOffset))
#define PIT_mReadSlaveReg1(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (PIT_SLV_REG1_OFFSET) + (RegOffset))
#define PIT_mReadSlaveReg2(BaseAddress, RegOffset) \
```

pit.h

```
Xil In32((BaseAddress) + (PIT SLV REG2 OFFSET) + (RegOffset))
#define PIT_mReadSlaveReg3(BaseAddress, RegOffset) \
   Xil_In32((BaseAddress) + (PIT_SLV_REG3_OFFSET) + (RegOffset))
/**
 * Run a self-test on the driver/device. Note this may be a destructive test if
 * resets of the device are performed.
* If the hardware system is not built correctly, this function may never
* return to the caller.
* @param
         baseaddr_p is the base address of the PIT instance to be worked on.
 * @return
     - XST_SUCCESS if all self-test code passed
     - XST_FAILURE if any self-test code failed
         Caching must be turned off for this function to work.
 * @note Self test may fail if data memory and device are not on the same bus.
* /
XStatus PIT_SelfTest(void * baseaddr_p);
* Defines the number of registers available for read and write*/
#define TEST_AXI_LITE_USER_NUM_REG 4
#endif /** PIT_H */
```

```
1
    -- user_logic.vhd - entity/architecture pair
3
    __ **********************************
5
    -- ** Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
    __ **
7
8
    -- ** Xilinx, Inc.
    -- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
9
    -- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
10
    -- ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
11
    -- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
12
                                                                      * *
13
    -- ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
    -- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
14
15
    -- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
    -- ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
16
17
    -- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
18
    -- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
    -- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
19
    -- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
                                                                      * *
20
2.1
    -- ** FOR A PARTICULAR PURPOSE.
2.2
23
    24
2.5
    -- Filename:
-- Version:
26
                  user_logic.vhd
2.7
                      1.00.a
                      User logic.
2.8
    -- Description:
                      Wed Nov 02 16:29:35 2016 (by Create and Import Peripheral Wizard)
29
    -- Date:
    -- VHDL Standard: VHDL'93
30
    ______
31
32
    -- Naming Conventions:
                                          "*_n"
33
       active low signals:
34
        clock signals:
                                           "clk", "clk_div#", "clk_#x"
35
    --
       reset signals:
                                          "rst", "rst_n"
                                          "C *"
36
       generics:
                                          "* TYPE"
37
        user defined types:
38
                                          "*_ns"
       state machine next state:
                                          "*_cs"
39
    -- state machine current state:
                                          "*_com"
40
    -- combinatorial signals:
41
       pipelined or register delay signals:
                                          "* d#"
42
    ___
       counter signals:
                                           "*cnt*"
43
       clock enable signals:
                                          "* ce"
                                          "*_i"
44
        internal version of output port:
45
        device pins:
                                           "*_pin"
46
    --
                                          "- Names begin with Uppercase"
       ports:
                                          "*_PROCESS"
47
    -- processes:
48
                                          "<ENTITY >I <# | FUNC> "
        component instantiations:
49
    ______
5.0
    -- DO NOT EDIT BELOW THIS LINE -----
51
52
    library ieee;
53
   use ieee.std logic 1164.all;
54
    use ieee.std logic arith.all;
55
    use ieee.std_logic_unsigned.all;
56
57
```

Fri Nov 04 15:05:00 2016

```
58
59
     -- uncomment the next two files
     --library proc common v3 00 a;
60
     --use proc_common_v3_00_a.proc_common_pkg.all;
61
62
     -- DO NOT EDIT ABOVE THIS LINE -----
63
64
65
     --USER libraries added here
66
67
     ______
68
     -- Entity section
69
     _______
70
     -- Definition of Generics:
71
     -- C NUM REG
                                  -- Number of software accessible registers
                                  -- Slave interface data bus width
72
        C_SLV_DWIDTH
73
74
     -- Definition of Ports:
                                  -- Bus to IP clock
75
     -- Bus2IP Clk
76
        Bus2IP Resetn
                                  -- Bus to IP reset
     --
77
     -- Bus2IP Data
                                  -- Bus to IP data bus
78
        Bus2IP BE
                                  -- Bus to IP byte enables
79
        Bus2IP RdCE
                                  -- Bus to IP read chip enable
80
     --
        Bus2IP WrCE
                                  -- Bus to IP write chip enable
                                  -- IP to Bus data bus
81
     --
        IP2Bus_Data
82
         IP2Bus RdAck
                                  -- IP to Bus read transfer acknowledgement
83
     ___
        IP2Bus WrAck
                                  -- IP to Bus write transfer acknowledgement
84
     -- IP2Bus Error
                                  -- IP to Bus error response
85
86
87
    entity user_logic is
88
     generic
89
      (
90
        -- ADD USER GENERICS BELOW THIS LINE ------
91
        --USER generics added here
        -- ADD USER GENERICS ABOVE THIS LINE -----
92
93
94
        -- DO NOT EDIT BELOW THIS LINE -----
95
        -- Bus protocol parameters, do not add to or delete
        C_NUM_REG
96
                                                      := 4;
                                   : integer
97
        C SLV DWIDTH
                                   : integer
        -- DO NOT EDIT ABOVE THIS LINE -----
98
99
      );
     port
100
101
102
        -- ADD USER PORTS BELOW THIS LINE ------
        --USER ports added here
103
104
        myinterrupt : out std logic;
        -- ADD USER PORTS ABOVE THIS LINE -----
105
106
        -- DO NOT EDIT BELOW THIS LINE -----
107
        -- Bus protocol ports, do not add to or delete
108
109
        Bus2IP Clk
                                   : in std logic;
110
        Bus2IP Resetn
                                   : in std logic;
111
        Bus2IP_Data
                                   : in std_logic_vector(C_SLV_DWIDTH-1 downto 0);
112
       Bus2IP_BE
                                   : in std_logic_vector(C_SLV_DWIDTH/8-1 downto 0);
113
       Bus2IP_RdCE
                                   : in std_logic_vector(C_NUM_REG-1 downto 0);
```

Fri Nov 04 15:05:01 2016

```
114
         Bus2IP_WrCE
                                      : in std_logic_vector(C_NUM_REG-1 downto 0);
115
         IP2Bus_Data
                                      : out std_logic_vector(C_SLV_DWIDTH-1 downto 0);
116
         IP2Bus_RdAck
                                      : out std_logic;
117
         IP2Bus WrAck
                                      : out std logic;
        IP2Bus Error
118
                                      : out std_logic
119
         -- DO NOT EDIT ABOVE THIS LINE ------
120
       );
121
       attribute MAX FANOUT : string;
122
123
       attribute SIGIS : string;
124
125
      attribute SIGIS of Bus2IP_Clk
                                    : signal is "CLK";
126
      attribute SIGIS of Bus2IP_Resetn : signal is "RST";
127
128
     end entity user_logic;
129
     ______
130
131
     -- Architecture section
132
133
134
     architecture IMP of user_logic is
135
136
       --USER signal declarations added here, as needed for user logic
137
138
139
       -- Signals for user logic slave model s/w accessible register example
       _____
140
141
       signal slv_reg0
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
142
       signal slv_reg1
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
143
       signal slv_reg2
144
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
       signal slv_reg3
145
146
       signal slv_reg_write_sel
                                          : std_logic_vector(3 downto 0);
147
       signal slv_reg_read_sel
                                           : std_logic_vector(3 downto 0);
148
       signal slv_ip2bus_data
                                          : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
                                           : std_logic;
149
       signal slv_read_ack
150
       signal slv write ack
                                           : std logic;
151
152
     begin
153
       --USER logic implementation added here
154
155
156
       -- slv_reg0 = counter
157
       -- slv_reg1 = delay_number
158
       -- slv_reg2 = control register
159
       -- slv_reg3 = unused for now
160
161
162
163
164
165
       -- Example code to read/write user logic slave model s/w accessible registers
166
167
168
       -- Note:
169
       -- The example code presented here is to show you one way of reading/writing
170
       -- software accessible registers implemented in the user logic slave model.
```

```
171
        -- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond
        -- to one software accessible register by the top level template. For example,
172
173
        -- if you have four 32 bit software accessible registers in the user logic,
174
        -- you are basically operating on the following memory mapped registers:
175
        ___
              Bus2IP WrCE/Bus2IP RdCE
176
        ___
                                         Memory Mapped Register
                                "1000"
177
                                         C_BASEADDR + 0x0
178
                                "0100"
                                         C BASEADDR + 0x4
179
                                "0010"
                                        C BASEADDR + 0x8
180
                                "0001"
                                        C BASEADDR + 0xC
181
182
183
        slv_reg_write_sel <= Bus2IP_WrCE(3 downto 0);</pre>
        slv_reg_read_sel <= Bus2IP_RdCE(3 downto 0);</pre>
184
185
                          <= Bus2IP WrCE(0) or Bus2IP WrCE(1) or Bus2IP WrCE(2) or</pre>
        slv write ack
      Bus2IP_WrCE(3);
186
        slv read ack
                         <= Bus2IP RdCE(0) or Bus2IP RdCE(1) or Bus2IP RdCE(2) or</pre>
      Bus2IP_RdCE(3);
187
188
        -- implement slave model software accessible register(s)
189
        SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is
190
        begin
191
192
          if Bus2IP_Clk'event and Bus2IP_Clk = '1' then
            if Bus2IP_Resetn = '0' then
193
194
              --slv_reg0 <= (others => '0');
              slv_reg0 <= (others => '1'); -- counter resets to FF FF FF
195
196
197
              slv_reg1 <= (others => '0'); -- delay resets to 00 00 00 00
              slv_reg2 <= (others => '0'); -- control disables interrupts, does not load
198
      delay, and no decrement.
199
              slv_reg3 <= (others => '0'); -- register to store what the interrupt should
      be. (only use LSB)
200
            else
201
              case slv_reg_write_sel is
202
                when "1000" =>
203
                  for byte index in 0 to (C SLV DWIDTH/8)-1 loop
204
                    if ( Bus2IP_BE(byte_index) = '1' ) then
205
                       slv_reg0(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
206
                    end if;
207
                  end loop;
208
                when "0100" =>
209
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
210
                    if ( Bus2IP_BE(byte_index) = '1' ) then
211
                       slv_reg1(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
212
                    end if;
213
                  end loop;
214
                when "0010" =>
215
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
216
                    if ( Bus2IP_BE(byte_index) = '1' ) then
217
                       slv_reg2(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
218
                    end if;
219
                  end loop;
220
                when "0001" =>
```

Fri Nov 04 15:05:01 2016

```
221
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
222
                    if ( Bus2IP_BE(byte_index) = '1' ) then
223
                      slv_reg3(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
                    end if;
2.2.4
225
                  end loop;
226
                when others =>
227
228
229
                -- Begin custom code for our PIT Timer
230
231
                -- decrement? or no? This is based on bit 0 of our control register
232
                  if(slv reg2(0) = '1') then
                    -- We allow it to decrement
233
234
                    slv_req0 <= slv_req0 - 1;
235
                  else
                    -- no decrementing allowed
236
237
                    slv_reg0 <= slv_reg0;</pre>
                  end if;
238
239
240
                -- What happens when we hit 0? This is based on but 2 of our control register
                  241
242
                    -- we either reload or nothing
243
                    if(slv reg2(2) = '1') then
244
                      -- we reload!
245
                      slv_reg0 <= slv_reg1;</pre>
246
                    else
                      -- we do NOT reload, nor do we continue ticking
247
248
                      slv_req0 <= (others=>'0');
249
                    end if;
                  end if;
250
251
252
                -- make an interrupt if we ever hit 1. This way we can hold at zero without
      generating interrupts
253
                -- This is based on but 1 of our control register
254
                -- Notice the interrupt is stored in the LSB of reg3. The real interrupt
      signal will map to this at the end.
255
                  if((slv_reg0 = "0000000000000000000000000000000001") and (slv_reg2(1) = '1'
      )) then
256
                    slv_req3(0) <= '1';
257
                    slv_reg3(0) <= '0';
258
259
                  end if;
260
                -- A custom value that reg3 should always be held at for debugging purposes
261
      (except the LSB; that is the interrupt)
                  slv_reg3(31 downto 1) <= "101010101010101010101010101010101";</pre>
262
263
264
                  -- End custom code for our PIT Timer
265
266
267
             end case;
268
          end if;
```

Fri Nov 04 15:05:01 2016

```
user_logic.vhd
```

```
end if;
269
270
        end process SLAVE_REG_WRITE_PROC;
271
272
        -- implement slave model software accessible register(s) read mux
273
        SLAVE_REG_READ_PROC : process( slv_reg_read_sel, slv_reg0, slv_reg1, slv_reg2,
      slv_req3 ) is
        begin
274
275
276
          case slv_reg_read_sel is
            when "1000" => slv_ip2bus_data <= slv_reg0;</pre>
277
            when "0100" => slv_ip2bus_data <= slv_reg1;</pre>
278
279
            when "0010" => slv_ip2bus_data <= slv_reg2;</pre>
280
            when "0001" => slv_ip2bus_data <= slv_reg3;</pre>
281
            when others => slv_ip2bus_data <= (others => '0');
282
         end case;
283
      end process SLAVE_REG_READ_PROC;
284
285
286
287
        -- Example code to drive IP to Bus signals
        _____
288
289
        IP2Bus_Data <= slv_ip2bus_data when slv_read_ack = '1' else</pre>
                        (others => '0');
290
291
292
        IP2Bus_WrAck <= slv_write_ack;</pre>
293
        IP2Bus RdAck <= slv read ack;</pre>
294
        IP2Bus_Error <= '0';</pre>
295
296
297
       -- The interrupt port is always the LSB of slv reg 3 :)
298
        myinterrupt <= slv_reg3(0);</pre>
299
300
301
302
     end IMP;
303
```