```
1
    -- user_logic.vhd - entity/architecture pair
3
    5
    -- ** Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
    __ **
7
8
    -- ** Xilinx, Inc.
    -- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
9
    -- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
10
    -- ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
11
    -- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
12
                                                                     * *
13
    -- ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
    -- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
14
15
    -- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
    -- ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
16
17
    -- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
18
    -- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
    -- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
19
    -- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
                                                                     * *
20
2.1
    -- ** FOR A PARTICULAR PURPOSE.
2.2
23
    24
2.5
   -- Filename:
-- Version:
26
                 user_logic.vhd
2.7
                      1.00.a
                     User logic.
2.8
    -- Description:
                      Wed Nov 02 16:29:35 2016 (by Create and Import Peripheral Wizard)
29
    -- Date:
    -- VHDL Standard: VHDL'93
30
    ______
31
32
    -- Naming Conventions:
                                          "*_n"
33
       active low signals:
34
       clock signals:
                                          "clk", "clk_div#", "clk_#x"
35
    --
       reset signals:
                                          "rst", "rst_n"
                                          "C *"
36
       generics:
                                         "* TYPE"
37
        user defined types:
38
                                          "*_ns"
       state machine next state:
                                         "*_cs"
39
    -- state machine current state:
                                          "*_com"
40
    -- combinatorial signals:
41
       pipelined or register delay signals:
                                          "* d#"
42
    ___
       counter signals:
                                          "*cnt*"
43
       clock enable signals:
                                          "* ce"
                                         "*_i"
44
        internal version of output port:
45
       device pins:
                                          "*_pin"
46
    --
                                          "- Names begin with Uppercase"
       ports:
                                          "*_PROCESS"
47
    -- processes:
48
                                          "<ENTITY >I <# | FUNC> "
        component instantiations:
49
    ______
5.0
    -- DO NOT EDIT BELOW THIS LINE -----
51
52
    library ieee;
53
   use ieee.std logic 1164.all;
54
   use ieee.std logic arith.all;
55
    use ieee.std_logic_unsigned.all;
56
57
```

Fri Nov 04 15:05:00 2016

```
58
59
     -- uncomment the next two files
     --library proc common v3 00 a;
60
     --use proc_common_v3_00_a.proc_common_pkg.all;
61
62
     -- DO NOT EDIT ABOVE THIS LINE -----
63
64
65
     --USER libraries added here
66
67
     ______
68
     -- Entity section
69
     _______
70
     -- Definition of Generics:
71
     -- C NUM REG
                                  -- Number of software accessible registers
                                  -- Slave interface data bus width
72
        C_SLV_DWIDTH
73
74
     -- Definition of Ports:
                                  -- Bus to IP clock
75
     -- Bus2IP Clk
76
        Bus2IP Resetn
                                  -- Bus to IP reset
     --
77
     -- Bus2IP Data
                                  -- Bus to IP data bus
78
        Bus2IP BE
                                  -- Bus to IP byte enables
79
        Bus2IP RdCE
                                  -- Bus to IP read chip enable
80
     --
        Bus2IP WrCE
                                  -- Bus to IP write chip enable
                                  -- IP to Bus data bus
81
     --
        IP2Bus_Data
82
         IP2Bus RdAck
                                  -- IP to Bus read transfer acknowledgement
83
     ___
        IP2Bus WrAck
                                  -- IP to Bus write transfer acknowledgement
84
     -- IP2Bus Error
                                  -- IP to Bus error response
85
86
87
    entity user_logic is
88
     generic
89
      (
90
        -- ADD USER GENERICS BELOW THIS LINE ------
91
        --USER generics added here
        -- ADD USER GENERICS ABOVE THIS LINE -----
92
93
94
        -- DO NOT EDIT BELOW THIS LINE -----
95
        -- Bus protocol parameters, do not add to or delete
        C_NUM_REG
96
                                                      := 4;
                                   : integer
97
        C SLV DWIDTH
                                   : integer
        -- DO NOT EDIT ABOVE THIS LINE -----
98
99
      );
     port
100
101
102
        -- ADD USER PORTS BELOW THIS LINE ------
        --USER ports added here
103
104
        myinterrupt : out std logic;
        -- ADD USER PORTS ABOVE THIS LINE -----
105
106
        -- DO NOT EDIT BELOW THIS LINE -----
107
        -- Bus protocol ports, do not add to or delete
108
109
        Bus2IP Clk
                                   : in std logic;
110
        Bus2IP Resetn
                                   : in std logic;
111
        Bus2IP_Data
                                   : in std_logic_vector(C_SLV_DWIDTH-1 downto 0);
112
       Bus2IP_BE
                                   : in std_logic_vector(C_SLV_DWIDTH/8-1 downto 0);
113
       Bus2IP_RdCE
                                   : in std_logic_vector(C_NUM_REG-1 downto 0);
```

Fri Nov 04 15:05:01 2016

```
114
         Bus2IP_WrCE
                                      : in std_logic_vector(C_NUM_REG-1 downto 0);
115
         IP2Bus_Data
                                      : out std_logic_vector(C_SLV_DWIDTH-1 downto 0);
116
         IP2Bus_RdAck
                                      : out std_logic;
117
         IP2Bus WrAck
                                      : out std logic;
        IP2Bus Error
118
                                      : out std_logic
119
         -- DO NOT EDIT ABOVE THIS LINE ------
120
       );
121
       attribute MAX FANOUT : string;
122
123
       attribute SIGIS : string;
124
125
      attribute SIGIS of Bus2IP_Clk
                                    : signal is "CLK";
126
      attribute SIGIS of Bus2IP_Resetn : signal is "RST";
127
128
     end entity user_logic;
129
     ______
130
131
     -- Architecture section
132
133
134
     architecture IMP of user_logic is
135
136
       --USER signal declarations added here, as needed for user logic
137
138
139
       -- Signals for user logic slave model s/w accessible register example
       _____
140
141
       signal slv_reg0
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
142
       signal slv_reg1
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
143
       signal slv_reg2
144
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
       signal slv_reg3
145
146
       signal slv_reg_write_sel
                                          : std_logic_vector(3 downto 0);
147
       signal slv_reg_read_sel
                                           : std_logic_vector(3 downto 0);
148
       signal slv_ip2bus_data
                                          : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
                                           : std_logic;
149
       signal slv_read_ack
150
       signal slv write ack
                                           : std logic;
151
152
     begin
153
       --USER logic implementation added here
154
155
156
       -- slv_reg0 = counter
157
       -- slv_reg1 = delay_number
158
       -- slv_reg2 = control register
159
       -- slv_reg3 = unused for now
160
161
162
163
164
165
       -- Example code to read/write user logic slave model s/w accessible registers
166
167
168
       -- Note:
169
       -- The example code presented here is to show you one way of reading/writing
170
       -- software accessible registers implemented in the user logic slave model.
```

```
171
        -- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond
        -- to one software accessible register by the top level template. For example,
172
173
        -- if you have four 32 bit software accessible registers in the user logic,
174
        -- you are basically operating on the following memory mapped registers:
175
        __
              Bus2IP WrCE/Bus2IP RdCE
176
        ___
                                         Memory Mapped Register
                                "1000"
177
                                         C_BASEADDR + 0x0
178
                                "0100"
                                         C BASEADDR + 0x4
179
                                "0010"
                                       C BASEADDR + 0x8
180
                                "0001"
                                       C BASEADDR + 0xC
181
182
183
        slv_reg_write_sel <= Bus2IP_WrCE(3 downto 0);</pre>
        slv_reg_read_sel <= Bus2IP_RdCE(3 downto 0);</pre>
184
185
                          <= Bus2IP WrCE(0) or Bus2IP WrCE(1) or Bus2IP WrCE(2) or</pre>
        slv write ack
      Bus2IP_WrCE(3);
186
        slv read ack
                         <= Bus2IP RdCE(0) or Bus2IP RdCE(1) or Bus2IP RdCE(2) or</pre>
      Bus2IP_RdCE(3);
187
188
        -- implement slave model software accessible register(s)
189
        SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is
190
        begin
191
192
          if Bus2IP_Clk'event and Bus2IP_Clk = '1' then
            if Bus2IP_Resetn = '0' then
193
194
              --slv_reg0 <= (others => '0');
              slv_reg0 <= (others => '1'); -- counter resets to FF FF FF
195
196
197
              slv_reg1 <= (others => '0'); -- delay resets to 00 00 00 00
              slv_reg2 <= (others => '0'); -- control disables interrupts, does not load
198
      delay, and no decrement.
199
              slv_reg3 <= (others => '0'); -- register to store what the interrupt should
      be. (only use LSB)
200
            else
201
              case slv_reg_write_sel is
202
                when "1000" =>
203
                  for byte index in 0 to (C SLV DWIDTH/8)-1 loop
204
                    if ( Bus2IP_BE(byte_index) = '1' ) then
205
                       slv_reg0(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
206
                    end if;
207
                  end loop;
208
                when "0100" =>
209
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
210
                    if ( Bus2IP_BE(byte_index) = '1' ) then
211
                       slv_reg1(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
212
                    end if;
213
                  end loop;
214
                when "0010" =>
215
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
216
                    if ( Bus2IP_BE(byte_index) = '1' ) then
217
                       slv_reg2(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
218
                    end if;
219
                  end loop;
220
                when "0001" =>
```

Fri Nov 04 15:05:01 2016

```
221
                  for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
222
                    if ( Bus2IP_BE(byte_index) = '1' ) then
223
                      slv_reg3(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
                    end if;
2.2.4
225
                  end loop;
226
                when others =>
227
228
229
                -- Begin custom code for our PIT Timer
230
231
                -- decrement? or no? This is based on bit 0 of our control register
232
                  if(slv reg2(0) = '1') then
                    -- We allow it to decrement
233
234
                    slv_req0 <= slv_req0 - 1;
235
                  else
                    -- no decrementing allowed
236
237
                    slv_reg0 <= slv_reg0;</pre>
                  end if;
238
239
240
                -- What happens when we hit 0? This is based on but 2 of our control register
                  241
242
                    -- we either reload or nothing
243
                    if(slv reg2(2) = '1') then
244
                      -- we reload!
245
                      slv_reg0 <= slv_reg1;</pre>
246
                    else
                      -- we do NOT reload, nor do we continue ticking
247
248
                      slv_req0 <= (others=>'0');
249
                    end if;
                  end if;
250
251
252
                -- make an interrupt if we ever hit 1. This way we can hold at zero without
      generating interrupts
253
                -- This is based on but 1 of our control register
254
                -- Notice the interrupt is stored in the LSB of reg3. The real interrupt
      signal will map to this at the end.
255
                  if((slv_reg0 = "0000000000000000000000000000000001") and (slv_reg2(1) = '1'
      )) then
256
                    slv_req3(0) <= '1';
257
                    slv_reg3(0) <= '0';
258
259
                  end if;
260
                -- A custom value that reg3 should always be held at for debugging purposes
261
      (except the LSB; that is the interrupt)
                  slv_reg3(31 downto 1) <= "101010101010101010101010101010101";</pre>
262
263
264
                  -- End custom code for our PIT Timer
265
266
267
             end case;
268
          end if;
```

Fri Nov 04 15:05:01 2016

```
user_logic.vhd
```

```
end if;
269
270
        end process SLAVE_REG_WRITE_PROC;
271
272
        -- implement slave model software accessible register(s) read mux
273
        SLAVE_REG_READ_PROC : process( slv_reg_read_sel, slv_reg0, slv_reg1, slv_reg2,
      slv_req3 ) is
        begin
274
275
276
          case slv_reg_read_sel is
            when "1000" => slv_ip2bus_data <= slv_reg0;</pre>
277
            when "0100" => slv_ip2bus_data <= slv_reg1;</pre>
278
279
            when "0010" => slv_ip2bus_data <= slv_reg2;</pre>
280
            when "0001" => slv_ip2bus_data <= slv_reg3;</pre>
281
            when others => slv_ip2bus_data <= (others => '0');
282
         end case;
283
      end process SLAVE_REG_READ_PROC;
284
285
286
287
        -- Example code to drive IP to Bus signals
        _____
288
289
        IP2Bus_Data <= slv_ip2bus_data when slv_read_ack = '1' else</pre>
                        (others => '0');
290
291
292
        IP2Bus_WrAck <= slv_write_ack;</pre>
293
        IP2Bus RdAck <= slv read ack;</pre>
294
        IP2Bus_Error <= '0';</pre>
295
296
297
       -- The interrupt port is always the LSB of slv reg 3 :)
298
        myinterrupt <= slv_reg3(0);</pre>
299
300
301
302
     end IMP;
303
```