Atlys BSB Support Files for AXI-based EDK 13.3 Designs



Revision: December 15, 2011

1300 NE Henley Court, Suite 3
Pullman, WA 99163
(509) 334 6306 Voice | (509) 334 6300 Fax

Note:

This document and the board support files refer to AXI – based EDK 13.3 designs only. For EDK 13.2 designs use the board support files and document from "Atlys_BSB_Support_v_3_2.zip", downloadable from the Digilent website.

Overview

This package will integrate board support for the Atlys Spartan-6 FPGA Development Board into Xilinx EDK tools. It includes board definition files for creating AXI-based MicroBlaze embedded designs in the Base System Builder (BSB). It also includes cores for custom peripherals such as the Digilent USB-EPP interface, the 16MB Quad SPI Flash Memory, HDMI and AC97. With these files the BSB can be used to create Platform Studio projects initialized with cores that are properly configured to control the on-board peripherals. The currently supported cores are outlined in Table 1.

Table 1. BSB Supported Peripherals

Peripheral	Supported Interface	Core name(s)	Notes
128MB DDR (cached)	AXI4	axi_s6_ddrx	
8 User Switches	AXI4-Lite	axi_gpio	
5 User Push Buttons	AXI4-Lite	axi_gpio	
8 LED outputs	AXI4-Lite	axi_gpio	
UART	AXI4-Lite	axi_uartlite/axi_uart16550	
16-MB Quad-SPI PCM	AXI4-Lite	d_qspi_axi	Custom core; supports 1X, 2X and 4X modes
AC-97	AXI4-Lite	d_ac97_axi	Custom core
HDMI	AXI4-Lite, AXI4- Stream	axi_hdmi	Custom core
USB-EPP	AXI4-Lite	d_usb_epp_dstm_axi	Custom core
10/100/1000 Mbps PHY	AXI4-Lite	axi_ethernet	Requires license
10/100 Mbps PHY	AXI4-Lite	axi_ethernetlite	

For additional information on using these cores, please refer to their PDF datasheets



Using the BSB Support Files

Note: In order to use the custom cores from the BSB Support Files, first install the "Digilent_AXI_IPCore_Support" package (from Digilent website).

The "Digilent_AXI_IPCore_Support" adds core and bus definitions in IPXACT standard to the EDK installation directory.

- Start Platform Studio and create a new project using Base System Builder by selecting "Create New Project Using Base System Builder". Choose AXI system in the "Create New XPS Project Using BSB Wizard" window.
- 2. Click on the "Browse" button beside the "Set Project Peripheral Repository Search Path" box and browse to the path containing the .\lib subfolder from the BSB Support Files folder, then press OK.

The BSB window should look like in figure below:




Figure 1. BSB window with specifying the Peripheral Repository Search Path

Click OK. You should now be able to select the Digilent Spartan-6 Atlys as your development board further in the Board Selection window.

Using Interrupt for the Digilent USB-EPP interface

EPP requests for the USB-EPP interface come from the USB port. If there is no answer in 100 ms, the PC application will signal a timeout. Therefore, it is recommended that Epp requests are handled with an interrupt service routine instead of continuously polling the interface status.

The demo applications include examples for using the USB-EPP interface in both polling and interrupt mode.

www.digilentinc.com page 2 of 9



In order to use interrupt service routines, the interrupt request signal for the Digilent USB-EPP has to be connected to either an interrupt controller or the Microblaze processor interrupt input.

If the "Use Interrupt" option is selected for any core in BSB, then the Base System Builder will add an interrupt controller to the system.

For example, to select the "Use Interrupt" option for the Digilent_Usb_Epp peripheral in BSB, in the "Peripheral Configuration" window click on the "Digilent_Usb_Epp" peripheral and select "Use Interrupt" like is shown in Figure 2 below.

Note that because the USB-EPP interface is a custom core, its interrupt output is not automatically connected by BSB and the user will have to make the connection manually, as described in the section "Using the Digilent USP-EPP interface controller" below.




Figure 2. Selecting the "Use Interrupt" option for the Digilent_Usb_Epp interface in Base System Builder

Using the custom cores

Although the "Digilent_AXI_IPCore_Support" package installs the IPXACT definitions for custom cores, the internal and external connections for the custom cores are not automatically made by BSB (except for AXI4-Lite bus connections). Therefore, the user must manually make the connections when using any of the custom cores. The following sections describe how to manually create these connections for each custom core.

Using the Digilent USB-EPP interface controller

If the Digilent USB-EPP interface controller is present in the system, the following connections have to be made:

a. Go to the "Ports" tab in XPS and expand <code>Digilent_Usb_Epp</code> core instance. Make the ports under "(IO_IF) usb_epp_ext" external by selecting all signals (with Ctrl key pressed) and right clicking over the selection.

www.digilentinc.com page 3 of 9






Figure 3. Making external connections on Digilent_Usb_Epp

b. From the "Project" tab open *system.mhs* and scroll down to where d_usb_epp_dstm_axi controller is. Replace "PORT S_AXI_ACLK = net_gnd" with "PORT S_AXI_ACLK = clk 100 0000MHzPLL0".

```
284 BEGIN d usb epp dstm axi
285 PARAMETER INSTANCE = Digilent Usb Epp
286 PARAMETER HW VER = 1.00.a
287 PARAMETER C BASEADDR = 0x7bc00000
288 PARAMETER C HIGHADDR = 0x7bc0ffff
289
      BUS INTERFACE S AXI = axi4lite 0
    PORT S AXI ACLK = clk 100 0000MHzPLL0
290
291
      PORT FLAGB = Digilent Usb Epp FLAGB
292
     PORT STMEN = Digilent Usb Epp STMEN
293 PORT FLAGA = Digilent Usb Epp FLAGA
294 PORT FLAGC = Digilent Usb Epp FLAGC
295 PORT SLRD = Digilent Usb Epp SLRD
296 PORT SLWR = Digilent Usb Epp SLWR
    PORT SLOE = Digilent Usb Epp SLOE
297
298
     PORT FIFOADR = Digilent Usb Epp FIFOADR
299
     PORT PKTEND = Digilent Usb Epp PKTEND
300 PORT EPPRST = Digilent Usb Epp EPPRST
301 PORT DB = Digilent Usb Epp DB
    PORT IFCLK = Digilent Usb Epp IFCLK
302
303 END
```

Figure 4. Connecting the clock

If the "Use Interrupt" option was selected in BSB for the Digilent USB-EPP controller interface, the USB-EPP Interrupt output has to be connected to the interrupt controller:

c. On the "Ports" tab, in XPS, expand microblaze_intc_0 instance and click on the "Net" of "Intr" port. An "Interrupt Connection Dialog" appears. Select the interrupt port: Digilent_Usb_Epp_IRQ_EPP, shown in Figure 5 below, clock on the arrow to add the connection then press OK.

www.digilentinc.com page 4 of 9






Figure 5. Connecting interrupt port to the interrupt controller

Connecting Digilent Quad-SPI controller

a. Expand *Digilent_QuadSPI_Cntlr* core instance. Make external the ports under "(IO_IF) qspi_ext" by selecting all signals (with Ctrl key pressed) and right clicking over the selection.




Figure 6. Making external connections on Digilent QuadSPI Cntlr

b. From the "Project" tab open system.mhs and scroll down to where d_qspi_axi controller is. Replace "PORT S_AXI_ACLK = net_gnd" with "PORT S_AXI_ACLK = clk 100 0000MHzPLL0".

```
273
     BEGIN d qspi axi
274
     PARAMETER INSTANCE = Digilent QuadSPI Cntlr
     PARAMETER HW VER = 1.00.a
275
      PARAMETER C BASEADDR = 0x7e400000
276
     PARAMETER C_HIGHADDR = 0x7e40ffff
277
      BUS INTERFACE S AXI = axi4lite 0
278
     PORT S AXI ACLK = clk 100 0000MHzPLL0
279
      PORT C = Digitent_QuadSPI_Cntir_C
280
      PORT S = Digilent QuadSPI Cntlr S
281
      PORT DQ = Digilent QuadSPI Cntlr DQ
282
283
```

Figure 7. Connecting the clock

www.digilentinc.com page 5 of 9



Connecting Digilent AC97 controller

a. Expand *Digilent_AC97_Cntlr* core instance. Make external the ports under "(IO_IF) ac97_ext" by selecting all signals (with Ctrl key pressed) and right clicking over the selection.




Figure 8. Making external connections on Digilent AC97 Cntlr

b. From the "Project" tab open system.mhs and scroll down to where d_ac97_axi controller is. Replace "PORT S_AXI_ACLK = net_gnd" with "PORT S_AXI_ACLK = clk 100 0000MHzPLL0".

```
290 BEGIN d ac97 axi
291 PARAMETER INSTANCE = Digilent AC97 Cntlr
292 PARAMETER HW VER = 1.10.a
293 PARAMETER C BASEADDR = 0x7d000000
294 PARAMETER C HIGHADDR = 0x7d00ffff
      BUS INTERFACE S AXI = axi4lite 0
295
     PORT S AXI ACLK = clk 100 0000MHzPLL0
296
     PORT SDATA OUT = Digilent AC97 Cntlr SDATA OUT
297
298 PORT SDATA IN = Digilent AC97 Cntlr SDATA IN
299 PORT SYNC = Digilent AC97 Cntlr SYNC
    PORT BITCLK = Digilent AC97 Cntlr BITCLK
300
    PORT RESET N = Digilent AC97 Cntlr RESET N
301
302
```

Figure 9. Connecting the clock

Using the Digilent HDMI controller

In order to use the Digilent HDMI controller, the AXI Video DMA core must be used:

a. Add AXI Video DMA core. In XPS Core Config window, under the "User" tab set "MM2S Video Line Buffer Depth" to 1024 Bytes and "MM2S Video Line Buffer Almost Empty Threshold" to 512 Bytes. Also, set "S2MM Video Line Buffer Depth" to 1024 Bytes. Check "Primary clock Is Asynchronous" option too.

Note: if the user only needs the HDMI transmitter then option "**Include S2MM Channel**" can be unchecked. If the user uses only the HDMI receiver then option "**Include MM2S Channel**" can be unchecked.

b. Add AXI HDMI Receiver/Transmitter, under Digilent from the "IP Catalog" tab.

Note: if the user uses only the HDMI transmitter, then option "**Use HDMI Receiver**" must be set to **FALSE**. If the user only need the HDMI Receiver then option "**Use HDMI Transmitter**" must be set to **FALSE**.

www.digilentinc.com page 6 of 9



c. In the "Bus Interfaces" tab connect bus "M_AXIS_S2MM" of axi_hdmi_0 to "S_AXIS_S2MM" of axi_vdma_0 and "M_AXIS_MM2S" of axi_vdma_0 to "S_AXIS_MM2S" of axi hdmi 0 instance.




Figure 10. Connecting AXI-Stream buses

d. Go to the "Ports" tab in XPS and expand axi_hdmi_0 instance. Click on the pen on port "MM2S_FSYNC_IN" and select core "axi_vdma_0", signal "mm2s_fsync_out". Connect port "MM2S_BUFFER_ALMOST_EMPTY" to signal "mm2s_buffer_almost_empty" of "axi_vdma_0", and "S2MM_FSYNC_IN" to signal "s2mm_fsync_out" of "axi_vdma_0".




Figure 11. Connecting additional signal on Digilent HDMI

e. From the "Project" tab open *system.mhs* and scroll down to where axi_hdmi controller is located. Add the following lines:

PORT S_AXIS_MM2S_ACLK = S_AXIS_MM2S_ACLK_int
PORT M_AXIS_S2MM_ACLK = M_AXIS_S2MM_ACLK_int
PORT ACLK = clk_100_0000MHzPLL0

www.digilentinc.com page 7 of 9



```
384 BEGIN axi hdmi
385 PARAMETER INSTANCE = axi hdmi 0
386 PARAMETER HW VER = 1.00.a
    PARAMETER C BASEADDR = 0x7e220000
387
    PARAMETER C HIGHADDR = 0x7e22ffff
388
      BUS INTERFACE S AXI = axi4lite 0
389
390
      BUS INTERFACE M AXIS S2MM = axi hdmi 0 M AXIS S2MM
      BUS INTERFACE S AXIS MM2S = axi vdma 0 M AXIS MM2S
391
      PORT S AXI ACLK = clk 100 0000MHzPLL0
392
     PORT S AXIS MM2S ACLK = S AXIS MM2S ACLK int
393
      PORT M AXIS S2MM ACLK = M AXIS S2MM ACLK int
394
      PORT ACLK = clk 100 0000MHzPLL0
395
      PORT TMDS RX CLK P = axi hdmi 0 TMDS RX CLK P
396
     PORT TMDS RX CLK N = axi hdmi 0 TMDS RX CLK N
397
      PORT TMDS RX 2 P = axi hdmi 0 TMDS RX 2 P
398
      PORT TMDS RX 2 N = axi hdmi 0 TMDS RX 2 N
399
400
      PORT TMDS RX 1 P = axi hdmi 0 TMDS RX 1 P
```

Figure 12. Creating new clock connections

f. Scroll to the axi_vdma core, in *system.mhs* and add the following lines:

```
PORT m_axis_mm2s_aclk = S_AXIS_MM2S_ACLK_int
PORT s_axis_s2mm_aclk = M_AXIS_S2MM_ACLK_int
```

```
360 BEGIN axi vdma
361 PARAMETER INSTANCE = axi vdma 0
     PARAMETER HW VER = 4.00.a
362
363 PARAMETER C ENABLE VIDPRMTR READS = 0
364 PARAMETER C MM2S LINEBUFFER DEPTH = 1024
365 PARAMETER C S2MM LINEBUFFER DEPTH = 1024
366 PARAMETER C PRMRY IS ACLK ASYNC = 1
367 PARAMETER C BASEADDR = 0x7e200000
368
     PARAMETER C HIGHADDR = 0x7e20ffff
369
     BUS INTERFACE S AXI LITE = axi4lite 0
     BUS_INTERFACE M_AXI_MM2S = axi4 0
370
371 BUS INTERFACE M AXI S2MM = axi4 0
     BUS INTERFACE S AXIS S2MM = axi hdmi 0 M AXIS S2MM
372
     BUS INTERFACE M AXIS MM2S = axi vdma 0 M AXIS MM2S
373
     PORT s axi lite aclk = clk 100 0000MHzPLL0
374
375
     PORT m_axi_mm2s_aclk = clk_100_0000MHzPLL0
376
      PORT m axi s2mm aclk = clk 100 0000MHzPLL0
     PORT m axis mm2s aclk = S AXIS MM2S ACLK int
377
378
     PORT s axis s2mm aclk = M AXIS S2MM ACLK int
379
     PORT mm2s fsync out = axi vdma 0 mm2s fsync out
```

Figure 13. Connecting the clocks to VDMA

g. From the "Project" tab open *system.ucf*. From the downloaded "Atlys_BSB_Support/Atlys_AXI_BSB_Support/lib/Digilent/boards/Digilent_Atlys/data" open *Digilent HDMI axi hdmi v1 00 a.ucf* file and copy its contents to *system.ucf*.

www.digilentinc.com page 8 of 9



```
NET RS232 Uart 1 sout LOC = "B16" | IOSTANDARD = "LVCMOS33";
59
60 NET rzq IOSTANDARD = "LVCMOS18 JEDEC";
61 NET zio IOSTANDARD = "LVCMOS18 JEDEC";
62
   # additional constraints
63
64
65
66 NET "GCLK" TNM_NET = sys_clk_pin;
   TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
67
68
69 #### HDMI Core constraints
   # Overwrite existing VCCAUX setting for TMDS interfaces
70
71
    CONFIG VCCAUX = 3.3;
72
    73
74
75
   NET "*TMDS TX 0 N*" LOC = "C8" | IOSTANDARD = "TMDS 33";
   NET "*TMDS TX 0 P*" LOC = "D8" | IOSTANDARD = "TMDS 33";
76
   NET "*TMDS TX 1 N*" LOC = "A7" | IOSTANDARD = "TMDS 33";
77
   NET "*TMDS TX 1 P*" LOC = "C7" | IOSTANDARD = "TMDS 33";
78
   NET "*TMDS_TX_2_N*" LOC = "A8" | IOSTANDARD = "TMDS_33";
NET "*TMDS_TX_2_P*" LOC = "B8" | IOSTANDARD = "TMDS_33";
79
80
   NET "*TMDS_TX_CLK_N*" LOC = "A6" | IOSTANDARD = "TMDS_33";
81
   NET "*TMDS TX CLK P*" LOC = "B6" | IOSTANDARD = "TMDS 33";
82
83 NET "*TMDS RX 0 N*" LOC = "K18" | IOSTANDARD = "TMDS 33";
84 NET "*TMDS RX 0 P*" LOC = "K17" | IOSTANDARD = "TMDS 33";
  NET "*TMDS RX 1 N*" LOC = "L18" | IOSTANDARD = "TMDS 33";
85
86 NET "*TMDS_RX_1_P*" LOC = "L17" | IOSTANDARD = "TMDS_33";
87 NET "*TMDS_RX_2_N*" LOC = "J18" | IOSTANDARD = "TMDS_33";
88 NET "*TMDS_RX_2_P*" LOC = "J16" | IOSTANDARD = "TMDS_33";
89 NET "*TMDS RX CLK N*" LOC = "H18" | IOSTANDARD = "TMDS 33";
90 NET "*TMDS RX CLK P*" LOC = "H17" | IOSTANDARD = "TMDS 33";
   NET "*TMDS RX SCL*" LOC = "M16" | IOSTANDARD = "I2C";
91
   NET "*TMDS RX SDA*" LOC = "M18" | IOSTANDARD = "I2C";
92
93
94
    95
   NET "*SIG PLL0?CLKOUT2" TNM NET = globclk;
96
97
   NET "*Inst DynClkGen?PllOut x1" TNM NET = hdmipclk;
98
99
    00
    # Timing Constraints
.01
    02
   TIMESPEC TS path1 = FROM globclk TO hdmipclk 14 ns;
.03
    TIMESPEC TS path2 = FROM hdmipclk TO globclk 10 ns;
04
```

Figure 14. Adding additional constraints

www.digilentinc.com page 9 of 9