```
1
    -- user_logic.vhd - entity/architecture pair
3
    __ *********************************
5
    -- ** Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
    __ **
7
8
    -- ** Xilinx, Inc.
9
    -- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
    -- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
10
    -- ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
11
    -- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
12
                                                                       * *
13
    -- ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
    -- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
14
15
    -- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
    -- ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
16
17
    -- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
18
    -- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
    -- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
19
    -- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
                                                                       * *
20
2.1
    -- ** FOR A PARTICULAR PURPOSE.
2.2
23
    24
2.5
    -- Filename:
-- Version:
26
                  user_logic.vhd
2.7
                      1.00.a
                      User logic.
2.8
    -- Description:
                      Tue Nov 15 17:51:08 2016 (by Create and Import Peripheral Wizard)
29
    -- Date:
    -- VHDL Standard: VHDL'93
30
    ______
31
32
    -- Naming Conventions:
                                           "*_n"
33
       active low signals:
34
        clock signals:
                                           "clk", "clk_div#", "clk_#x"
35
    --
       reset signals:
                                           "rst", "rst_n"
                                           "C *"
36
        generics:
                                          "* TYPE"
37
        user defined types:
38
                                           "*_ns"
       state machine next state:
                                          "*_cs"
39
       state machine current state:
                                           "*_com"
40
    -- combinatorial signals:
41
       pipelined or register delay signals:
                                           "* d#"
42
    ___
       counter signals:
                                           "*cnt*"
43
       clock enable signals:
                                           "* ce"
                                          "*_i"
44
        internal version of output port:
45
        device pins:
                                           "*_pin"
46
    --
                                           "- Names begin with Uppercase"
       ports:
                                           "*_PROCESS"
47
    -- processes:
48
                                           "<ENTITY >I <# | FUNC> "
        component instantiations:
49
    ______
5.0
    -- DO NOT EDIT BELOW THIS LINE -----
51
52
    library ieee;
53
    use ieee.std logic 1164.all;
54
    use ieee.std logic arith.all;
55
    use ieee.std_logic_unsigned.all;
56
57
    library proc_common_v3_00_a;
```

```
58
     use proc_common_v3_00_a.proc_common_pkg.all;
59
60
     -- DO NOT EDIT ABOVE THIS LINE -----
61
62
     --USER libraries added here
63
     ______
64
65
     -- Entity section
     ______
66
67
     -- Definition of Generics:
68
     -- C NUM REG
                                  -- Number of software accessible registers
69
        C_SLV_DWIDTH
                                  -- Slave interface data bus width
     --
70
     --
71
     -- Definition of Ports:
72
     -- Bus2IP Clk
                                  -- Bus to IP clock
                                  -- Bus to IP reset
73
        Bus2IP_Resetn
     ___
     -- Bus2IP Data
74
                                  -- Bus to IP data bus
75
     -- Bus2IP_BE
                                  -- Bus to IP byte enables
76
                                  -- Bus to IP read chip enable
         Bus2IP RdCE
77
        Bus2IP WrCE
                                  -- Bus to IP write chip enable
     --
                                  -- IP to Bus data bus
78
     -- IP2Bus Data
79
                                  -- IP to Bus read transfer acknowledgement
     --
        IP2Bus RdAck
80
        IP2Bus WrAck
                                  -- IP to Bus write transfer acknowledgement
81
     -- IP2Bus_Error
                                  -- IP to Bus error response
82
83
84
     entity user_logic is
85
     generic
86
87
        -- ADD USER GENERICS BELOW THIS LINE -----
88
        --USER generics added here
        -- ADD USER GENERICS ABOVE THIS LINE ------
89
90
91
        -- DO NOT EDIT BELOW THIS LINE ------
92
        -- Bus protocol parameters, do not add to or delete
93
        C_NUM_REG
                                                       := 8;
                                   : integer
94
        C SLV DWIDTH
                                   : integer
                                                       := 32
95
        -- DO NOT EDIT ABOVE THIS LINE -----
96
      );
97
     port
98
        -- ADD USER PORTS BELOW THIS LINE -----
99
100
        --USER ports added here
        digit_0 : out std_logic;
101
102
        digit_1 : out std_logic;
103
       digit_2 : out std_logic;
       digit_3 : out std_logic;
104
105
        digit_4 : out std logic;
106
        digit_5 : out std_logic;
107
108
        seg_a : out std_logic;
109
        seg_b : out std_logic;
110
        seg_c : out std_logic;
111
        seg_d : out std_logic;
112
        seg_e : out std_logic;
113
        seg_f : out std_logic;
114
        seg_g : out std_logic;
```

Mon Nov 21 16:03:25 2016

```
115
         -- ADD USER PORTS ABOVE THIS LINE -----
116
117
         -- DO NOT EDIT BELOW THIS LINE -----
118
         -- Bus protocol ports, do not add to or delete
                                      : in std logic;
119
         Bus2IP Clk
120
         Bus2IP Resetn
                                      : in std logic;
121
         Bus2IP_Data
                                      : in std_logic_vector(C_SLV_DWIDTH-1 downto 0);
122
         Bus2IP BE
                                      : in std_logic_vector(C_SLV_DWIDTH/8-1 downto 0);
                                      : in std logic vector(C NUM REG-1 downto 0);
123
         Bus2IP RdCE
124
        Bus2IP WrCE
                                     : in std logic vector(C NUM REG-1 downto 0);
        IP2Bus_Data
125
                                      : out std_logic_vector(C_SLV_DWIDTH-1 downto 0);
126
        IP2Bus RdAck
                                      : out std_logic;
127
        IP2Bus_WrAck
                                      : out std_logic;
128
        IP2Bus_Error
                                      : out std_logic
129
         -- DO NOT EDIT ABOVE THIS LINE ------
130
       );
131
132
       attribute MAX_FANOUT : string;
       attribute SIGIS : string;
133
134
       attribute SIGIS of Bus2IP Clk : signal is "CLK";
135
       attribute SIGIS of Bus2IP_Resetn : signal is "RST";
136
137
138
     end entity user_logic;
139
140
141
     -- Architecture section
142
     ______
143
144
     architecture IMP of user_logic is
145
146
       --USER signal declarations added here, as needed for user logic
147
148
149
       -- Signals for user logic slave model s/w accessible register example
150
151
       signal slv_reg0
                                           : std logic vector(C SLV DWIDTH-1 downto 0);
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
152
       signal slv_reg1
153
                                           : std logic vector(C SLV DWIDTH-1 downto 0);
       signal slv reg2
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
       signal slv_reg3
154
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
155
       signal slv_reg4
156
       signal slv_reg5
                                           : std logic vector(C SLV DWIDTH-1 downto 0);
                                          : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
157
       signal slv_reg6
       signal slv_reg7
158
                                           : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
       signal slv_reg_write_sel
159
                                          : std_logic_vector(7 downto 0);
160
       signal slv_reg_read_sel
                                          : std_logic_vector(7 downto 0);
       signal slv_ip2bus_data
                                          : std_logic_vector(C_SLV_DWIDTH-1 downto 0);
161
162
       signal slv read ack
                                           : std logic;
163
       signal slv_write_ack
                                          : std_logic;
164
       signal counter: std_logic_vector(15 downto 0) := "00000000000000"; -- should work
165
166
       signal current_register: std_logic_vector(31 downto 0);
167
       signal digit out: std logic vector(5 downto 0);
168
       signal seg: std_logic_vector(6 downto 0);
169
     begin
170
171
```

```
172
      -- Begin logic required for 7 segment display
173
174
        digit_0 <= digit_out(0);</pre>
175
        digit_1 <= digit_out(1);</pre>
176
        digit_2 <= digit_out(2);</pre>
177
        digit_3 <= digit_out(3);</pre>
178
        digit_4 <= digit_out(4);</pre>
179
        digit_5 <= digit_out(5);</pre>
180
181
       seq_a \ll seq(6);
       seg_b <= seg(5);
182
183
       seg_c \ll seg(4);
184
       seg_d \ll seg(3);
185
        seg_e \ll seg(2);
186
        seq_f <= seq(1);
187
        seg_g \ll seg(0);
188
189
    --current_register <= slv_reg0;</pre>
      with counter(15 downto 13) select current_register <=</pre>
190
191
        slv_reg0 when "000",
192
        slv_req1 when "001",
        slv_reg2 when "010",
193
194
        slv_reg3 when "011",
195
        slv_reg4 when "100",
       slv_reg5 when "101",
196
197
        slv_reg6 when others; -- Error, should never happen
198
199
      -- Digit out is 1-hot encoded
200
      -- (well, not really, but if the digits are all different it is)
      with counter(15 downto 13) select digit_out <=</pre>
201
        "000001" when "000", -- Digit 0
202
        "000010" when "001", -- Digit 1
203
204
        "000100" when "010", -- Digit 2
205
        "001000" when "011", -- Digit 3
206
       "010000" when "100", -- Digit 4
207
        "100000" when "101", -- Digit 5
       "000000" when others; -- This should never happen
208
209
        digit_out <= "111000";
210
211
      -- The binary is arranged in
212
      -- A B C D E F G in seq
213
      -- In current_register it is whatever is in the register.
214
      --seg <= current_register(6 downto 0); -- with 2^7, 64 different combinations.
215
216
    with current_register select seg <=</pre>
217
      "1111110" when "0000000000000000000000000000000", -- 0
      218
219
      220
221
      222
      223
224
      "1111111" when "0000000000000000000000000000000000",
225
      226
227
      228
```

```
229
      230
      231
      "0111101" when "0000000000000000000000000001101",
                                               -- d
232
      "1000111" when "0000000000000000000000000001111",
233
234
      "1111011" when "000000000000000000000000000000000", -- q
    ----- 11 is missing
235
236
      "0110000" when "00000000000000000000000000010011", -- i
237
238
      -- i
239
      "0010111" when "00000000000000000000000000010101",
240
      241
      "0010101" when "00000000000000000000000000111", -- m
      "0010110" when "0000000000000000000000000000000000",
242
243
      "1111110" when "0000000000000000000000000011001",
      "1100111" when "0000000000000000000000000011010", -- p
244
245
      "0011101" when "0000000000000000000000000011011",
      "0000101" when "0000000000000000000000000011100",
246
      "1011011" when "0000000000000000000000000011101",
247
      "1000110" when "000000000000000000000000011110", -- t
248
249
      "0011100" when "0000000000000000000000000011111".
250
      "0011100" when "00000000000000000000000000000000000",
251
      "0110111" when "0000000000000000000000000000000010", -- x
252
      "0110011" when "00000000000000000000000000100011",
253
254
      255
256
      "0000001" when "00000000000000000000000000100101", --
      257
      "0111111" when others; -- displays a '-' on error
258
259
260
261
      process(Bus2IP_Clk)
262
     begin
263
     --finish the clock ticking.
       if(Bus2IP_Clk'EVENT and Bus2IP_Clk = '1') then
264
265
         --if(counter = "101") then
266
          --counter <= "000";
267
268
          --counter <= counter + 1;
269
         --end if;
270
         counter <= counter + 1;</pre>
271
      end if;
272
      end process;
273
274
      -- End logic required for 7 segment display
2.75
276
277
2.78
279
280
      -- Example code to read/write user logic slave model s/w accessible registers
281
282
283
      -- Note:
284
      -- The example code presented here is to show you one way of reading/writing
285
      -- software accessible registers implemented in the user logic slave model.
```

```
286
        -- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond
        -- to one software accessible register by the top level template. For example,
287
288
        -- if you have four 32 bit software accessible registers in the user logic,
289
        -- you are basically operating on the following memory mapped registers:
290
        __
              Bus2IP WrCE/Bus2IP RdCE
291
        ___
                                         Memory Mapped Register
                                "1000"
292
                                         C_BASEADDR + 0x0
293
                                "0100"
                                         C BASEADDR + 0x4
294
                                "0010"
                                        C BASEADDR + 0x8
295
                                "0001"
                                         C BASEADDR + 0xC
296
297
298
        slv_reg_write_sel <= Bus2IP_WrCE(7 downto 0);</pre>
299
        slv_reg_read_sel <= Bus2IP_RdCE(7 downto 0);</pre>
300
                          <= Bus2IP WrCE(0) or Bus2IP WrCE(1) or Bus2IP WrCE(2) or</pre>
        slv write ack
      Bus2IP_WrCE(3) or Bus2IP_WrCE(4) or Bus2IP_WrCE(5) or Bus2IP_WrCE(6) or Bus2IP_WrCE(7);
301
        slv read ack
                          <= Bus2IP RdCE(0) or Bus2IP RdCE(1) or Bus2IP RdCE(2) or</pre>
      Bus2IP_RdCE(3) or Bus2IP_RdCE(4) or Bus2IP_RdCE(5) or Bus2IP_RdCE(6) or Bus2IP_RdCE(7);
302
303
        -- implement slave model software accessible register(s)
304
        SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is
305
        begin
306
307
          if Bus2IP_Clk'event and Bus2IP_Clk = '1' then
            if Bus2IP_Resetn = '0' then
308
309
              slv_reg0 <= (others => '0');
310
              slv_reg1 <= (others => '0');
311
              slv_req2 <= (others => '0');
312
              slv_reg3 <= (others => '0');
313
              slv_reg4 <= (others => '0');
              slv_req5 <= (others => '0');
314
315
              slv_reg6 <= (others => '0');
316
              slv_reg7 <= (others => '0');
317
            else
318
              case slv_reg_write_sel is
                when "10000000" =>
319
320
                   for byte index in 0 to (C SLV DWIDTH/8)-1 loop
321
                     if ( Bus2IP_BE(byte_index) = '1' ) then
322
                       slv_reg0(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
                     end if;
323
324
                   end loop;
325
                when "01000000" =>
326
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
327
                     if ( Bus2IP_BE(byte_index) = '1' ) then
328
                       slv_reg1(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
329
                    end if;
330
                   end loop;
331
                when "00100000" =>
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
332
333
                     if ( Bus2IP_BE(byte_index) = '1' ) then
334
                       slv_reg2(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
335
                     end if;
336
                   end loop;
337
                when "00010000" =>
```

Mon Nov 21 16:03:25 2016

```
338
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
339
                     if ( Bus2IP_BE(byte_index) = '1' ) then
340
                       slv_reg3(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte index*8);
                     end if;
341
342
                   end loop;
                 when "00001000" =>
343
344
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
345
                     if ( Bus2IP BE(byte index) = '1' ) then
346
                       slv req4(byte index*8+7 downto byte index*8) <= Bus2IP Data(byte index
      *8+7 downto byte index*8);
347
                     end if;
348
                   end loop;
349
                 when "00000100" =>
350
                   for byte index in 0 to (C SLV DWIDTH/8)-1 loop
351
                     if ( Bus2IP_BE(byte_index) = '1' ) then
352
                       slv_reg5(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
                     end if;
353
354
                   end loop;
355
                 when "00000010" =>
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
356
357
                     if ( Bus2IP_BE(byte_index) = '1' ) then
358
                       slv_reg6(byte_index*8+7 downto byte_index*8) <= Bus2IP_Data(byte_index</pre>
      *8+7 downto byte_index*8);
359
                     end if;
360
                   end loop;
361
                 when "00000001" =>
362
                   for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
                     if ( Bus2IP_BE(byte_index) = '1' ) then
363
                       slv req7(byte index*8+7 downto byte index*8) <= Bus2IP Data(byte index
364
      *8+7 downto byte index*8);
365
                     end if;
366
                   end loop;
367
                 when others => null;
368
              end case;
369
            end if;
370
          end if;
371
372
        end process SLAVE_REG_WRITE_PROC;
373
374
        -- implement slave model software accessible register(s) read mux
375
        SLAVE_REG_READ_PROC : process( slv_reg_read_sel, slv_reg0, slv_reg1, slv_reg2,
      slv_reg3, slv_reg4, slv_reg5, slv_reg6, slv_reg7 ) is
376
        begin
377
378
          case slv_reg_read_sel is
379
            when "10000000" => slv ip2bus data <= slv req0;
380
            when "01000000" => slv_ip2bus_data <= slv_reg1;</pre>
381
            when "00100000" => slv ip2bus data <= slv req2;
            when "00010000" => slv_ip2bus_data <= slv_reg3;</pre>
382
            when "00001000" => slv_ip2bus_data <= slv_reg4;</pre>
383
384
            when "00000100" => slv ip2bus data <= slv req5;
385
            when "00000010" => slv_ip2bus_data <= slv_reg6;</pre>
            when "00000001" => slv_ip2bus_data <= slv_reg7;</pre>
386
387
            when others => slv_ip2bus_data <= (others => '0');
388
          end case;
```

Mon Nov 21 16:03:25 2016

user_logic.vhd

```
389
390
       end process SLAVE_REG_READ_PROC;
391
392
393
       -- Example code to drive IP to Bus signals
       _____
394
395
       IP2Bus_Data <= slv_ip2bus_data when slv_read_ack = '1' else</pre>
                       (others => '0');
396
397
398
       IP2Bus_WrAck <= slv_write_ack;</pre>
399
       IP2Bus_RdAck <= slv_read_ack;</pre>
400
       IP2Bus_Error <= '0';</pre>
401
402
     end IMP;
403
```