
Lab 11: LC3 Control AND Lab 12: LC3 Full Simulation

Datapath Verilog file (10pt)

```
_ | D | X
Ic3_datapath.v (J:\EE 220 retak...b 12 LC3 Full Simulation) - GVIM2
 File Edit Tools Syntax Buffers Window Help
                        & 📥 📤 🕰 🖆 🛍
9 @
  1 // This is the LC3 Datapath. It is all of our former modules connected up
  3 module LC3_data(IR, N, Z, P,clk, reset,
                    aluControl, enaALU, enaMARM, enaPC, enaMDR, SR1, SR2, DR,
                    regWE, memWE, flagWE, selPC, selMAR, selEAB1, selEAB2, selMDR,
  6
                    ldPC,ldIR,ldMAR,ldMDR);
  7
        input clk;
  8
        input reset;
        input[1:0] aluControl;
  9
 10
        input enaALU;
        input enaMARM;
 11
        input enaPC;
 12
        input enaMDR;
 13
        input[2:0] SR1;
 14
 15
        input[2:0] SR2;
        input[2:0] DR;
 16
 17
        input regWE;
        input memWE;
 18
 19
        input flagWE;
 20
        input[1:0] selPC;
 21
        input selMAR:
 22
        input selEAB1;
 23
        input selMDR;
        input[1:0] selEAB2;
 24
 25
        input 1dPC;
        input ldIR;
 26
        input ldMAR;
 27
        input 1dMDR;
 28
 29
        output N, Z, P;
 30
        output[15:0] IR;
 32
        wire[15:0] aluOut;
 33
        wire[15:0] Rb, Ra;
 34
        wire[15:0] eabOut;
 35
        wire[15:0] PC;
 36
        wire[15:0] Buss;
 37
        wire[15:0] MARMuxOut;
 38
        wire[15:0] mdrOut;
 39
 40
        ALU alu(aluOut, aluControl, IR[5:0], Rb, Ra);
        EAB eab(eabOut, PC, Ra, selEAB1, selEAB2, IR[10:0]);
 41
 42
        IR ir(IR, ldIR, clk, reset, Buss);
 43
        MARMUX marmux(MARMuxOut, selMAR, IR[7:0], eabOut);
        Memory memory(mdrOut, Buss, clk, reset, ldMAR, ldMDR, selMDR, memWE);
 44
 45
        // I do not know how to add the "Memory_fill.v" file...
        NZP nzp(N, Z, P, flagWE, clk, reset, Buss);
 46
        PC pc(PC, selPC, eabOut, ldPC, clk, reset, Buss);
 47
        REG_FILE reg_file(Rb, Ra, DR, SR1, SR2, regWE, clk, reset, Buss);
 48
 49
        ts_driver enamdr(mdrOut, Buss, enaMDR);
 50
        ts_driver enaalu(aluOut, Buss, enaALU);
 51
        ts_driver enapc(PC, Buss, enaPC);
        ts_driver enamarm(MARMuxOut, Buss, enaMARM);
 52
 53 endmodule
 54
```

## State Machine Diagram (6pt)



# Controller Verilog file (7pt) Sorry this is too long for screenshots

output reg[2:0] SR2;

```
// This is the controller for the LC3.
// State machines with user-defined encoding. Oh
goodie.
module LC3_control(IR, clk, reset, N, Z, P,
       aluControl, enaALU, enaMARM, enaPC,
       enaMDR,SR1,SR2,DR,regWE,memWE,
       flagWE,selPC,selMAR,selEAB1,selEAB2,
       selMDR,ldPC,ldIR,ldMAR,ldMDR);
       input[15:0] IR;
       input clk;
                               // These aren't outputs
                       // right?
       input reset;
       input N, Z, P;
       output reg[1:0] aluControl;
       output reg enaALU;
       output reg enaMARM;
       output reg enaPC;
       output reg enaMDR;
       output reg[2:0] SR1;
```

```
output reg[2:0] DR;
output reg regWE;
output reg memWE;
output reg flagWE;
output reg[1:0] seIPC;
output reg selMAR;
output reg selEAB1;
output reg[1:0] selEAB2;
output reg selMDR;
output reg IdPC;
output reg ldIR;
output reg IdMAR;
output reg IdMDR;
// The state machine states
parameter fetch0
parameter fetch1
parameter fetch2
```

```
= 20'd0;
= 20'd1;
= 20'd2;
```

```
parameter decode
                                = 20'd3;
                                                                                 fetch1:
parameter add_and_not
                                = 20'd4;
                                                                                 begin
parameter br_taken
                                = 20'd5;
                                                                                         next state <= fetch2;</pre>
                                                                                         IdPC <= 1;
parameter br not taken
                                = 20'd6;
parameter jmp
                                = 20'd7;
                                                                                         IdMDR <= 1;
                                = 20'd8;
parameter jsr
                                                                                         seIMDR <= 1;
                                = 20'd11;
                                                                                         seIPC <= 0;
parameter Id0
                                = 20'd12;
                                                                                 end
parameter ld1
                                = 20'd13;
                                                                                 fetch2:
parameter ld2
parameter st0
                                = 20'd14;
                                                                                 begin
parameter st1
                                = 20'd15;
                                                                                         next_state <= decode;</pre>
                                = 20'd16;
                                                                                         IdIR <= 1;
parameter st2
                                                                                         enaMDR <= 1;
reg[19:0] current_state, next_state;
                                                                                 end
always@(posedge clk or reset)
                                                                                 decode:
begin
                                                                                 begin
        if(reset)
                                                                                         case(IR[15:12])
                current_state <= fetch0;</pre>
                                                                                                 4'b0001:
        else
                                                        next_state <= add_and_not; // ADD</pre>
                current_state <= next_state;</pre>
                                                                                                 4'b0101:
                                                         next_state <= add_and_not; // AND</pre>
end
                                                                                                 4'b1001:
always@(*)
                                                         next_state <= add_and_not; // NOT</pre>
begin
                                                                                                 4'b0000:
       // Always start with the defaults
                                                                                                 begin
        aluControl <=0;
        enaALU <=0;
                                                                 if((N*IR[11])+(Z*IR[10])+(P*IR[09]))
        enaMARM <=0;
        enaPC <=0;
                                                                 next_state <= br_taken;</pre>
        enaMDR <=0;
                                                                                                         else
        SR1 <=0;
        SR2 <=0;
                                                                 next_state <= br_not_taken;</pre>
        DR <=0:
                                                                                                 end
        regWE <=0;
                                                                                                 4'b1100:
        memWE <= 0;
                                                         next_state <= jmp;
       flagWE <=0;
                                                                                                 4'b0100:
        seIPC <=0;
                                                         next_state <= jsr;
        selMAR <=0;
                                                                                                 4'b0010:
        selEAB1 <=0;
                                                         next_state <= Id0;
        selEAB2 <=0;
                                                                                                 4'b0011:
        selMDR <=0;
                                                         next_state <= st0;
        IdPC <=0:
                                                                                                 default:
        IdIR <=0;
                                                         next_state <= fetch0;</pre>
        IdMAR <= 0;
                                                                                         endcase
        IdMDR <= 0;
                                                                                 end
                                                                                 add_and_not:
        case(current_state)
                                                                                 begin
                fetch0:
                                                                                         next state <= fetch0;</pre>
                begin
                                                                                         enaALU <= 1;
                        next_state <= fetch1;</pre>
                                                                                         regWE <= 1;
                        enaPC <= 1;
                                                                                         flagWE <= 1;
                        IdMAR \ll 1;
                                                                                         SR2 <= IR[2:0];
```


end

```
SR1 <= IR[8:6]; // When
                                                                                          begin
immediate, the ALU is automatic
                                                                                                  next_state <= ld1;
                                 DR \le IR[11:9];
                                                                                                  selEAB1 <= 0;
                                                                                                  selEAB2 <= 2'b10;
                                 case(IR[15:12])
                                         4'b0001:
                                                                                                  enaMARM <= 1;
aluControl <= 2'b01; // ADD
                                                                                                  selMAR <= 0;
                                                                                                  IdMAR \ll 1;
                                         4'b0101:
aluControl <= 2'b10; // AND
                                                                                          end
                                         4'b1001:
                                                                                          ld1:
aluControl <= 2'b11; // NOT
                                                                                          begin
                                                                                                  next_state <= Id2;</pre>
                                 endcase
                                                                                                  selMDR <= 1;
                        end
                        br taken:
                                                                                                  IdMDR <= 1;
                        begin
                                                                                          end
                                 next state <= fetch0;</pre>
                                                                                          ld2:
                                 selPC <= 2'b01;
                                                                                          begin
                                 selEAB1 <= 0;
                                                                                                  next_state <= fetch0;</pre>
                                 selEAB2 <= 2'b10;
                                                                                                  enaMDR <= 1;
                                                                                                  regWE <= 1;
                                 IdPC <= 1;
                        end
                                                                                                  flagWE <= 1;
                                                                                                  DR \le IR[11:9];
                        br_not_taken:
                        begin
                                                                                          end
                                 next_state <= fetch0;</pre>
                                                                                          st0:
                        end
                                                                                          begin
                        jmp:
                                                                                                  next_state <= st1;</pre>
                        begin
                                                                                                  selEAB1 <= 0;
                                 next_state <= fetch0;</pre>
                                                                                                  selEAB2 <= 2'b10;
                                 aluControl <= 2'b00;
                                                                                                  selMAR <= 0;
                                 SR1 \le IR[8:6];
                                                                                                  enaMARM <= 1;
                                 seIPC <= 2'b10;
                                                                                                  IdMAR <= 1;
                                 enaALU <= 1;
                                                                                          end
                                 IdPC <= 1;
                                                                                          st1:
                        end
                                                                                          begin
                        jsr:
                                                                                                  next_state <= st2;
                        begin
                                                                                                  aluControl <= 2'b00;
                                // R7 <= pc
                                                                                                  enaALU <= 1;
                                 // PC <= PC +
                                                                                                  SR1 \le IR[11:9];
SEXT(PCoffset11);
                                                                                                  seIMDR <= 0;
                                 next_state <= fetch0;</pre>
                                                                                                  IdMDR <= 1;
                                 enaPC <= 1;
                                                                                          end
                                 DR <= 3'b111; // R7
                                                                                          st2:
                                 regWE <= 1;
                                                                                          begin
                                                                                                  next_state <= fetch0;
                                 selEAB1 <= 0;
                                                                                                  memWE <= 1;
                                 selEAB2 <= 2'b11;
                                                                                          end
                                 seIPC <= 2'b01;
                                                                                  endcase
                                 IdPC <= 1;
                                                                          end
                        end
                        Id0:
                                                                  endmodule
```

#### Full LC3 Verilog file (7pt)

```
- - X
Ic3.v (J:\EE 220 retake\Lab 12 LC3 Full Simulation) - GVIM
 File Edit Tools Syntax Buffers Window Help
스 🕒 🖺 🖺 | ૭ ૯ | 🔏 🗈 🖺 🕰 ڪ 🙏 🦹 🕆 🍑 🖘
  1 // SO this is the entire LC3. [breathes]. Yeah
  2 module LC3(clk, reset);
        input clk;
        input reset;
  4
  5
  6
        wire[15:0] IR;
        wire N,Z,P,enaALU,enaMARM,enaPC,enaMDR,regWE,memWE,flagWE,selMAR,
  7
  8
            selEAB1,selMDR,ldPC,ldIR,ldMAR,ldMDR;
        wire[1:0] aluControl, selEAB2,selPC;
  9
 10
        wire[2:0] SR1, SR2, DR;
 11
        LC3_control con(IR, clk, reset, N, Z, P,
 12
 13
                    aluControl, enaALU, enaMARM, enaPC, enaMDR,
 14
                    SR1,SR2,DR,regWE,memWE,flagWE,selPC,selMAR,
 15
                    selEAB1, selEAB2, selMDR, ldPC, ldIR, ldMAR, ldMDR);
        LC3_data data(IR, N, Z, P,clk, reset,
 16
 17
                    aluControl, enaALU, enaMARM, enaPC, enaMDR, SR1, SR2, DR,
 18
                    regWE,memWE,flagWE,selPC,selMAR,selEAB1,selEAB2,selMDR,
 19
                    ldPC,ldIR,ldMAR,ldMDR);
 20 endmodule
 21
```

### Master TCL file (2pt)



All Simulation waveforms(18pt)

See below

#### Anomalies (bugs, problems, and suggestions)(5pts possible)

I had major issues with the state machine. Inside of my always block, I was using assign statements instead of <= statements, and it was causing infinite loops, so I had it run on the posedge clk instead of \*, which made everything run a clock cycle slow. I had to change the sensitivity list to \* again and use <=. Took forever to figure out...

Get ready for 8 pictures of waveforms.

