Taylor Cowley Lab 10: Designing the LC3 Datapath (LC3 Functional Units) Why do these labs have 2 separate titles? June 13 2016

EAB Verilog file

```
1 // The EAB. Which includes
 2 // The ADDR2MUX
 3 // ADDR1MUX
 4 // ADDER
 5 // Sign extension before the addr2mux
 7 module EAB(eabOut, PC, Ra, selEAB1, selEAB2, IR);
 8
    output[15:0] eabOut;
 9
       input[15:0] PC;
10
       input[15:0] Ra;
11
       input selEAB1;
12
       input[1:0] selEAB2;
13
       input[10:0] IR;
14
15
      wire[15:0] adder_input1, adder_input2;
16
17
       // ADDR1MUX - If 1, Ra. If 2, PC
18
       // No sign extension needed because Ra and PC are both 16 bits
19
       assign adder_input1 = selEAB1? Ra : PC ;
20
21
       // ADDR2MUX - If 3, IR[10:0]
22
               If 2, IR[8:0]
       //
23
               If 1, IR[5:0]
       //
24
               If 0, 0
      //
25
      //
              All need to be sign-extended to 16 bits
       assign adder_input2 = (selEAB2 == 2'b11)? {{5{IR[10]}}} , IR[10:0]} :
26
                             (selEAB2 == 2'b10)? \{\{7\{IR[8] \}\}\, IR[8:0] \}:
27
28
                             (selEAB2 == 2'b01)? {{10{IR[5] }} , IR[5:0] } :
29
                                                 16'h0000;
30
       assign eabOut = adder_input1 + adder_input2;
31 endmodule
32
```


EAB Simulation waveform

Name	Value	1,000 ns	1,010 ns	1,020	ns	1,030 ns	1,040 ns	1,050 ns	1,060 ns	1,070 ns	
eabOut[15:0]	aab6	aaaa	5555		aab6	5561	ab 76	5621	ab76	5621	
▶ ■ PC[15:0]	aaaa	*				aaaa					
Ra[15:0]	5555	*				55	55				
l₁ selEAB1	0										
selEAB2[1:0]	1	(0		1	1	2	2	3	3	
▶ 📑 IR[10:0]	0cc	*				0	cc				
adder_input1[15:0]	aaaa	aaaa	5555		аааа	5555	aaaa	5555	aaaa	5555	
adder_input2[15:0]	000c	00	0000			Oc .	K	00			
	_										

MARMux Verilog file

```
1 // This is the MARMUX.
2 // it only has the MARMUX in it
3 module MARMUX(MARMuxOut, selMAR, IR, eabOut);
4
       output[15:0] MARMuxOut;
       input selMAR;
5
6
       input[7:0] IR;
7
       input[15:0] eabOut;
8
9
       // If 1, a zero-extended IR. If 0, eabOut.
10
       assign MARMuxOut = selMAR ? {8'h00, IR[7:0]} : eabOut;
11
12 endmodule
13
```


MARMux Simulation waveform



PC Verilog file

```
1 // This is PC.
 2 // It includes PCMUX, the PC itself, and a +1 adder
 3 module PC(PC, selPC, eabOut, ldPC, clk, reset, Buss);
4
       output[15:0] PC;
 5
       input[1:0] selPC;
6
       input[15:0] eabOut;
 7
       input 1dPC;
8
       input clk;
 9
       input reset:
10
       input[15:0] Buss;
11
12
13
       // This implements PCMUX.
14
       // 00-PC+1
15
       // 01-eabOut
16
       // 10-Buss
17
       // 11-0xFF just for fun (not authorized)
       wire[15:0] pcmux_out;
18
       assign pcmux_out = (selPC==2'b00) ? PC + 1:
19
20
                            (selPC==2'b01) ? eabOut:
                            (selPC==2'b10) ? Buss:
21
22
                            16'hFF;
23
24
       register pc_register(PC, clk, pcmux_out, reset, ldPC);
25
26 endmodule
```

PC Simulation waveform



IR Verilog file

```
1 // This is the IR.
2 // It is pretty boring and doesn't contain much
3 module IR(IR, ldIR, clk, reset, Buss);
4   output[15:0] IR;
5   input clk, reset, ldIR;
6   input[15:0] Buss;
7
8   register ir_register(IR, clk, Buss, reset, ldIR);
9 endmodule
```


IR Simulation waveform



```
NZP Verilog file
```

```
1 // This is the NZP module. It's pretty simple
 2 module NZP(N, Z, P, flagWE, clk, reset, Buss);
 3
       output N, Z, P;
 4
       input flagWE, clk, reset;
 5
       input[15:0] Buss;
 6
 7
       // If the MSB of Buss is set, we are negative
 8
       register_1bit N_register(N, clk, Buss[15], reset, flagWE);
 9
       // If ANY bit of Buss is set but the MSB, we are positive
10
       register_1bit P_register(P, clk, ((|Buss)& ~Buss[15]), reset, flagWE);
11
       // All bits need to be zero = none can be one
12
       register_1bit Z_register(Z, clk, ~(|Buss), reset, flagWE);
13
14 endmodule
15
16 module register_1bit(dout, clk, din, reset, load);
17
       input clk, reset, load;
18
       input din;
19
       output reg dout;
20
21
       always @(posedge clk)
22
           if (reset) dout <= 1'd0;</pre>
23
           else if (load) dout <= din;
24 endmodule
```

NZP Simulation waveform



ALU Verilog file


```
1 // An ALU. It says it is the same one we already did
 2 // 00 = A
 3 // 01 = ADD
 4 // 10 = AND
 5 // 11 = NOT A
 6 module ALU(aluOut, aluControl, IR, Rb, Ra);
 7
       output[15:0] aluOut;
 8
       input[1:0] aluControl;
 9
       input[5:0] IR;
       input[15:0] Rb, Ra;
10
11
12
       // First we need to do SR2MUX - 0 means Rb, 1 means IR[4:0]
13
       wire[15:0] sr2mux;
14
       assign sr2mux = IR[5] ? {{11{IR[4]}}, IR[4:0]} : Rb;
15
16
       assign aluOut = (aluControl==2'b00) ? Ra :
17
                        (aluControl==2'b01) ? Ra + sr2mux :
18
                        (aluControl==2'b10) ? Ra & sr2mux :
19
                                            ~Ra;
20 endmodule
21
```

ALU Simulation waveform

Name	Value	1,000 ns	; 	1,02) ns			1,040 ns		1,060 ns		1,080 ns	1	1,100 ns	1
▶ 📷 aluOut[15:0]	ffff		0000			ffff		a5a5	a5fa	0005	5a5a	a5a5	a5a8	0001	5a5a
▶ 🕌 aluControl[1:0]	3	0	X 1	X=2		3		0	(1	2	3	0	1	2	3
▶ 🕌 IR[5:0]	00	X					0	0				X		23	
► 🕌 Rb[15:0]	0000	0000							0055						
► 🕌 Ra[15:0]	0000	IX T		0000			D				a5	a5			
_															

ts_driver Verilog file


ts driver Simulation waveform



RegFile Verilog file

```
1 // Here we shall do the Reg file.
2 // It doesn't look too hard to redo so let's redo it
4 module REG_FILE(Rb, Ra, DR, SR1, SR2, regWE, clk, reset, Buss);
       output[15:0] Rb, Ra;
6
       input[2:0] DR, SR1, SR2;
7
       input regWE, clk, reset;
8
       input[15:0] Buss;
9
10
      wire[15:0] r0,r1,r2,r3,r4,r5,r6,r7;
11
      // They are only written when WE is on and that register is selected
       register reg0(r0, clk, Buss, reset, regWE&(DR==3'b000));
12
13
       register reg1(r1, clk, Buss, reset, regWE&(DR==3'b001));
       register reg2(r2, clk, Buss, reset, regWE&(DR==3'b010));
14
15
       register reg3(r3, clk, Buss, reset, regWE&(DR==3'b011));
16
       register reg4(r4, clk, Buss, reset, regWE&(DR==3'b100));
       register reg5(r5, clk, Buss, reset, regWE&(DR==3'b101));
17
       register reg6(r6, clk, Buss, reset, regWE&(DR==3'b110));
18
19
       register reg7(r7, clk, Buss, reset, regWE&(DR==3'b111));
20
       assign Ra = (SR1==3'b000) ? r0 :
21
                   (SR1==3'b001) ? r1 :
22
                   (SR1==3'b010) ? r2 :
23
24
                   (SR1==3'b011) ? r3 :
25
                   (SR1==3'b100) ? r4
                   (SR1==3'b101) ? r5 :
26
                   (SR1==3'b110) ? r6 :
27
28
                   r7;
29
30
       assign Rb = (SR2==3'b000) ? r0 :
31
                   (SR2==3'b001) ? r1 :
                   (SR2==3'b010) ? r2 :
32
33
                   (SR2==3'b011) ? r3 :
34
                   (SR2==3'b100) ? r4 :
35
                   (SR2==3'b101) ? r5 :
                   (SR2==3'b110) ? r6:
36
37
                   r7;
38 endmodule
```

RegFile Simulation waveform



Anomalies (bugs, problems, and suggestions)(5pts possible)

So just realizing that I had to trust the basic modules- they aren't doing anything special! Then it was easy to code up. And VIM is much nicer to code Verilog into than the Xilinx editor. In case you were wondering.