


Taylor Cowley

EE 220


June 8 2016

Lab 11: LC3 Control AND Lab 12: LC3 Full Simulation

Datapath Verilog file (10pt)

The image shows a screenshot of a Verilog code editor window titled "lc3_datapath.v (J:\EE 220 retak...b 12 LC3 Full Simulation) - GVIM2". The editor has a menu bar with "File", "Edit", "Tools", "Syntax", "Buffers", "Window", and "Help". Below the menu is a toolbar with various icons for file operations, editing, and simulation. The main text area contains Verilog code for the LC3 datapath module. The code starts with a comment on line 1: "1 // This is the LC3 Datapath. It is all of our former modules connected up". The module definition begins on line 3: "3 module LC3_data(IR, N, Z, P, clk, reset,". It lists various inputs on lines 4-28, including control signals like aluControl, enaALU, enaMARM, enaPC, enaMDR, and data inputs like regWE, memWE, flagWE, selPC, selMAR, selEAB1, selEAB2, selMDR, ldPC, ldIR, ldMAR, and ldMDR. Outputs are defined on lines 29-30: "29 output N, Z, P;" and "30 output[15:0] IR;". Wires for internal signals are declared on lines 32-38: "32 wire[15:0] aluOut;", "33 wire[15:0] Rb, Ra;", "34 wire[15:0] eabOut;", "35 wire[15:0] PC;", "36 wire[15:0] Buss;", "37 wire[15:0] MARMuxOut;", and "38 wire[15:0] mdrOut;". The module body contains instantiations of other modules: "40 ALU alu(aluOut, aluControl, IR[5:0], Rb, Ra);", "41 EAB eab(eabOut, PC, Ra, selEAB1, selEAB2, IR[10:0]);", "42 IR ir(IR, ldIR, clk, reset, Buss);", "43 MARMUX marmux(MARMuxOut, selMAR, IR[7:0], eabOut);", "44 Memory memory(mdrOut, Buss, clk, reset, ldMAR, ldMDR, selMDR, memWE);", "45 // I do not know how to add the 'Memory_fill.v' file...", "46 NZP nzp(N, Z, P, flagWE, clk, reset, Buss);", "47 PC pc(PC, selPC, eabOut, ldPC, clk, reset, Buss);", "48 REG_FILE reg_file(Rb, Ra, DR, SR1, SR2, regWE, clk, reset, Buss);", and ts_driver instances for enamd, enaalu, enapc, and enamarm on lines 49-52. The module ends with "53 endmodule" on line 53 and "54" on line 54.

State Machine Diagram (6pt)



Controller Verilog file (7pt)

Sorry this is too long for screenshots

// This is the controller for the LC3.

// State machines with user-defined encoding. Oh goodie.

```

module LC3_control(IR, clk, reset, N, Z, P,
    aluControl, enaALU, enaMARM, enaPC,
    enaMDR, SR1, SR2, DR, regWE, memWE,
    flagWE, selPC, selMAR, selEAB1, selEAB2,
    selMDR, ldPC, ldIR, ldMAR, ldMDR);
    input[15:0] IR;
    input clk;
    input reset;
    input N, Z, P;
    output reg[1:0] aluControl;
    output reg enaALU;
    output reg enaMARM;
    output reg enaPC;
    output reg enaMDR;
    output reg[2:0] SR1;
    output reg[2:0] SR2;
  
```

```

    output reg[2:0] DR;
    output reg regWE;
    output reg memWE;
    output reg flagWE;
    output reg[1:0] selPC;
    output reg selMAR;
    output reg selEAB1;
    output reg[1:0] selEAB2;
    output reg selMDR;
    output reg ldPC;
    output reg ldIR;
    output reg ldMAR;
    output reg ldMDR;
  
```

```

// The state machine states
parameter fetch0 = 20'd0;
parameter fetch1 = 20'd1;
parameter fetch2 = 20'd2;
  
```

```

parameter decode          = 20'd3;
parameter add_and_not     = 20'd4;
parameter br_taken        = 20'd5;
parameter br_not_taken    = 20'd6;
parameter jmp              = 20'd7;
parameter jsr              = 20'd8;
parameter ld0              = 20'd11;
parameter ld1              = 20'd12;
parameter ld2              = 20'd13;
parameter st0              = 20'd14;
parameter st1              = 20'd15;
parameter st2              = 20'd16;

reg[19:0] current_state, next_state;
always@(posedge clk or reset)
begin
    if(reset)
        current_state <= fetch0;
    else
        current_state <= next_state;
end

always@(*)
begin
    // Always start with the defaults
    aluControl <=0;
    enaALU <=0;
    enaMARM <=0;
    enaPC <=0;
    enaMDR <=0;
    SR1 <=0;
    SR2 <=0;
    DR <=0;
    regWE <=0;
    memWE <=0;
    flagWE <=0;
    selPC <=0;
    selMAR <=0;
    selEAB1 <=0;
    selEAB2 <=0;
    selMDR <=0;
    ldPC <=0;
    ldIR <=0;
    ldMAR <=0;
    ldMDR <=0;

    case(current_state)
        fetch0:
            begin
                next_state <= fetch1;
                enaPC <= 1;
                ldMAR <= 1;
            end
        fetch1:
            begin
                next_state <= fetch2;
                ldPC <= 1;
                ldMDR <= 1;
                selMDR <= 1;
                selPC <= 0;
            end
        fetch2:
            begin
                next_state <= decode;
                ldIR <= 1;
                enaMDR <= 1;
            end
        decode:
            begin
                case(IR[15:12])
                    4'b0001:
                        next_state <= add_and_not; // ADD
                    4'b0101:
                        next_state <= add_and_not; // AND
                    4'b1001:
                        next_state <= add_and_not; // NOT
                    4'b0000:
                        begin
                            if((N*IR[11])+(Z*IR[10])+(P*IR[09]))
                                next_state <= br_taken;
                            else
                                next_state <= br_not_taken;
                        end
                    4'b1100:
                        next_state <= jmp;
                    4'b0100:
                        next_state <= jsr;
                    4'b0010:
                        next_state <= ld0;
                    4'b0011:
                        next_state <= st0;
                    default:
                        next_state <= fetch0;
                endcase
            end
        add_and_not:
            begin
                next_state <= fetch0;
                enaALU <= 1;
                regWE <= 1;
                flagWE <= 1;
                SR2 <= IR[2:0];
            end
    endcase
end

```

```

        SR1 <= IR[8:6]; // When
immediate, the ALU is automatic
        DR <= IR[11:9];
        case(IR[15:12])
            4'b0001:
aluControl <= 2'b01; // ADD
            4'b0101:
aluControl <= 2'b10; // AND
            4'b1001:
aluControl <= 2'b11; // NOT
        endcase
    end
    br_taken:
    begin
        next_state <= fetch0;
        selPC <= 2'b01;
        selEAB1 <= 0;
        selEAB2 <= 2'b10;
        ldPC <= 1;
    end
    br_not_taken:
    begin
        next_state <= fetch0;
    end
    jmp:
    begin
        next_state <= fetch0;
        aluControl <= 2'b00;
        SR1 <= IR[8:6];
        selPC <= 2'b10;
        enaALU <= 1;
        ldPC <= 1;
    end
    jsr:
    begin
        // R7 <= pc
        // PC <= PC +
        SEXT(PCoffset11);


        next_state <= fetch0;
        enaPC <= 1;
        DR <= 3'b111; // R7
        regWE <= 1;

        selEAB1 <= 0;
        selEAB2 <= 2'b11;
        selPC <= 2'b01;
        ldPC <= 1;
    end
end
ld0:
endmodule

begin
    next_state <= ld1;
    selEAB1 <= 0;
    selEAB2 <= 2'b10;
    enaMARM <= 1;
    selMAR <= 0;
    ldMAR <= 1;
end
ld1:
begin
    next_state <= ld2;
    selMDR <= 1;
    ldMDR <= 1;
end
ld2:
begin
    next_state <= fetch0;
    enaMDR <= 1;
    regWE <= 1;
    flagWE <= 1;
    DR <= IR[11:9];
end
st0:
begin
    next_state <= st1;
    selEAB1 <= 0;
    selEAB2 <= 2'b10;
    selMAR <= 0;
    enaMARM <= 1;
    ldMAR <= 1;
end
st1:
begin
    next_state <= st2;
    aluControl <= 2'b00;
    enaALU <= 1;
    SR1 <= IR[11:9];
    selMDR <= 0;
    ldMDR <= 1;
end
st2:
begin
    next_state <= fetch0;
    memWE <= 1;
end
endcase


```

Full LC3 Verilog file (7pt)

A screenshot of a GVIM3 window titled 'lc3.v (J:\EE 220 retake\Lab 12 LC3 Full Simulation)'. The window shows a Verilog module named 'LC3' with inputs 'clk' and 'reset'. It defines several wires for control signals and data paths, and instantiates two sub-modules: 'LC3_control' and 'LC3_data'. The code is color-coded with blue for comments, red for module names, green for signals, and black for other identifiers.

```
1 // SO this is the entire LC3. [breathes]. Yeah
2 module LC3(clk, reset);
3     input clk;
4     input reset;
5
6     wire[15:0] IR;
7     wire N,Z,P,enaALU,enaMARM,enaPC,enaMDR,regWE,memWE,flagWE,selMAR,
8         selEAB1,selMDR,ldPC,ldIR,ldMAR,ldMDR;
9     wire[1:0] aluControl, selEAB2,selPC;
10    wire[2:0] SR1, SR2, DR;
11
12    LC3_control con(IR, clk, reset, N, Z, P,
13        aluControl, enaALU, enaMARM, enaPC, enaMDR,
14        SR1,SR2,DR,regWE,memWE,flagWE,selPC,selMAR,
15        selEAB1,selEAB2,selMDR,ldPC,ldIR,ldMAR,ldMDR);
16    LC3_data data(IR, N, Z, P,clk, reset,
17        aluControl, enaALU, enaMARM, enaPC, enaMDR,SR1,SR2,DR,
18        regWE,memWE,flagWE,selPC,selMAR,selEAB1,selEAB2,selMDR,
19        ldPC,ldIR,ldMAR,ldMDR);
20 endmodule
21
```

Master TCL file (2pt)

A screenshot of a GVIM3 window titled 'simulation.tcl (J:\EE 220 retake\Lab 12 LC3 Full Simulation)'. The window contains TCL commands for setting up a simulation, including adding waveforms for various signals and forcing a clock signal.

```
1 wave add /LC3/data/pc/PC
2 wave add /LC3/data/reg_file/r0
3 wave add /LC3/data/reg_file/r1
4 wave add /LC3/data/reg_file/r2
5 wave add /LC3/data/reg_file/r3
6 wave add /LC3/data/reg_file/r4
7 wave add /LC3/data/reg_file/r5
8 wave add /LC3/data/reg_file/r6
9 wave add /LC3/data/reg_file/r7
10
11 isim force add clk 0 -time 0 -value 1 -time 10ns -repeat 20ns
12 put reset 1
13 run 15ns
14 put reset 0
15 run 1ms
16
```

All Simulation waveforms(18pt)

See below

Anomalies (bugs, problems, and suggestions)(5pts possible)

I had major issues with the state machine. Inside of my always block, I was using assign statements instead of <= statements, and it was causing infinite loops, so I had it run on the posedge clk instead of *, which made everything run a clock cycle slow. I had to change the sensitivity list to * again and use <=. Took forever to figure out...

Get ready for 8 pictures of waveforms.



