


# Computer Organization Homework 2 - Single-cycle CPU Design







Reading: Chapter 4.1 ~ 4.4



#### R-type



#### Assembler Syntax

instruction	rd	rs	rt

#### R-type Instruction Machine Code Format

opcode		rs			rt			rd		shamt		funct	
31	26	25	21	20	1	16	15		11	10	6	5	0

opcode	Mnemonics	SRC1	SRC2	DST	funct	Description
000000	nop	00000	00000	00000	000000	No operation
000000	add	\$Rs	\$Rt	\$Rd	100000	Rd = Rs + Rt
000000	sub	\$Rs	\$Rt	\$Rd	100010	Rd = Rs - Rt
000000	and	\$Rs	\$Rt	\$Rd	100100	Rd = Rs & Rt
000000	or	\$Rs	\$Rt	\$Rd	100101	$Rd = Rs \mid Rt$
000000	xor	\$Rs	\$Rt	\$Rd	100110	$Rd = Rs \wedge Rt$
000000	nor	\$Rs	\$Rt	\$Rd	100111	$Rd = \sim (Rs \mid Rt)$
000000	slt	\$Rs	\$Rt	\$Rd	101010	Rd = (Rs < Rt)?1:0
000000	sll		\$Rt	\$Rd	000000	$Rd = Rt \ll shamt$
000000	srl		\$Rt	\$Rd	000010	$Rd = Rt \gg shamt$
000000	jr	\$Rs			001000	PC=Rs
000000	jalr	\$Rs			001001	R[31] = PC + 8;
						PC=Rs

Figure 1. R-type MIPS instructions











#### I-type Instruction Machine Code Format

opcode			rs		rt		immediate	
31	26	25	21	20	16	5 15	1.5	0

opcode	Mnemonics	SRC1	DST	SRC2	Description
001000	addi	\$Rs	\$Rt	imm	Rt = Rs + imm
001100	andi	\$Rs	\$Rt	imm	Rt = Rs & imm
001010	slti	\$Rs	\$Rt	imm	Rt = (Rs < imm) ? 1 : 0
000100	beq	\$Rs	\$Rt	imm	If( Rs == Rt) PC=PC+4+imm
000101	bne	\$Rs	\$Rt	imm	If( Rs != Rt) PC=PC+4+imm
100011	lw	\$Rs	\$Rt	imm	Rt = Mem[Rs + imm]
100001	lh	\$Rs	\$Rt	imm	data = Mem[Rs + imm]
					Rt = data[15:0] <- Sign-extend 16bits
101011	sw	\$Rs	\$Rt	imm	Mem[Rs + imm] = Rt
101001	sh	\$Rs	\$Rt	imm	data <- Rt[15:0] Sign-extend 16bits
					Mem[Rs + imm] = Rt

Figure 1. I-type MIPS instructions










instruction Target(label)

J-type Instruction Machine Code Format



opcode	Mnemonics	Address	Description
000010	j	jumpAddr	PC = jumpAddr
000011	jal	jumpAddr	R[31] = PC + 8; $PC = jumpAddr$

Figure 1. **J**-type MIPS instructions



#### General rules for deliverables



- Complete this homework INDIVIDUALLY.
- When submitting your homework, compress all files into a single zip file, and upload the compressed file to Moodle.




Figure 1. File hierarchy for homework submission



#### Homework requirement



- Complete the Single cycle CPU that can execute all the instructions from the MIPS ISA section.
  - top.v (your single-cycle cpu)
  - Controller.v
  - Regfile.v
  - ALU.v
  - PC.v
  - Jump\_Ctrl.v





#### Homework requirement-2


 Verify your CPU with the benchmark and take a snapshot (e.g. Figure 6)







Take snapshot





#### Homework requirement-4



- Final Report
- a. Complete the project report. The report template is provided.
- b. If your CPU datapath is different from Figure 5, submit the Verilog files of your CPU design and explain how it works.



# 常見問題 - Outline




- Q: 為甚麼PC是 18 bits? IM & DM 的Address 是 16 bits?
- Q:為甚麼沒有ALU control?
- Q:請問Jump\_ctrl的功能為何?
- Q: 是不是所有**藍色的線**都是 32bits?
- Q:作業2中的ADD如何實現? 可以加入其他.v檔嗎?
- Q:無法讀取tb1資料夾下的data檔該怎麼辦?






- Q:為甚麼PC是 18 bits?
   IM & DM 的Address 是 16 bits?
- A: 方便電路實現
   IM & DM 的 data為 32bits, 故Address長度為 18 >> 2 = 16 bits








- Q: 為甚麼沒有ALU control?
- A:在Controller裡面實現











• Q:請問Jump\_ctrl的功能為何?

• A:比較方便管理Jump行為










- Q: 是不是所有**藍色的線**都是 32bits?
- A:不一定可以從module輸入端來判斷位元








• Q:作業2中的ADD如何實現? 可以加入其他.v檔嗎?

• A:在top.v中使用assign語法 or 加入ADD.v 可以

```
top.v ⊠

1 assign C = A + B;
```








- Q:無法讀取tb1資料夾下的data檔該怎麼辦?
- A:請將tb1資料夾放在建project的資料夾底下

```
# ** Warning: (vsim-7) Failed to open readmem file "./tb1/IM_data.dat" in read mode.
#
No such file or directory. (errno = ENOENT) :
# Time: 0 ps Iteration: 0 Instance: /cpu_tb
# ** Warning: (vsim-7) Failed to open readmem file "./tb1/golden_DM.dat" in read mode.
#
No such file or directory. (errno = ENOENT) :
# Time: 0 ps Iteration: 0 Instance: /cpu_tb
```





# Q&A time

