#### 24.0 INSTRUCTION SET SUMMARY

PIC18F2420/2520/4420/4520 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

#### 24.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PICmicro® instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip Assembler (MPASM $^{\text{TM}}$ ).

**Section 24.1.1 "Standard Instruction Set"** provides a description of each instruction.

#### TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
f <sub>s</sub>	12-bit Register file address (000h to FFFh). This is the source address.
f <sub>d</sub>	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions.
	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
* _	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
$z_s$	7-bit offset value for indirect addressing of register files (source).
$z_d$	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
$\rightarrow$	Assigned to.
< >	Register bit field.
€	In the set of.
italics	User defined term (font is Courier).

#### FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

FIGURE 24-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15 10 9 8 7 0  OPCODE d a f (FILE #)  d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15 12 11 0  OPCODE f (Source FILE #)  15 12 11 0	MOVFF MYREG1, MYREG2
	f = 12-bit file register address	
	Bit-oriented file register operations  15	BSF MYREG, bit, B
	<ul><li>a = 1 for BSR to select bank</li><li>f = 8-bit file register address</li></ul>	
	15         8         7         0           OPCODE         k (literal)           k = 8-bit immediate value	MOVLW 7Fh
	Control operations	
	CALL, GOTO and Branch operations  15 8 7 0  OPCODE n<7:0> (literal)  15 12 11 0  1111 n<19:8> (literal)	GOTO Label
	n = 20-bit immediate value  15	CALL MYFUNC
	1111 n<19:8> (literal)  S = Fast bit  15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal)	BC MYFUNC

TABLE 24-2: PIC18FXXXX INSTRUCTION SET

IABLE 24	T-6.	PICTOFAXAX INSTRUCTION SET						1	
Mnemonic,		Description	Cycles	16-Bit Instruction Word				Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	ENTED (	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	$f_s, f_d$	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	'
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1 ′	0001	10da	ffff	ffff	Z, N	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

<sup>2:</sup> If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**<sup>4:</sup>** Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

., \	·		TO AXXX INSTRUCTION OF TOOLS (CONTINUED)						1
Mnemonic, Operands		<b>5</b>	Cycles	16-	-Bit Instr	uction W	ord (	Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	TED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS	•					•	•
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

© 2004 Microchip Technology Inc. Preliminary DS39631A-page 271

<sup>2:</sup> If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

<sup>4:</sup> Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic,		Description	Cycles	16-Bit Instruction Word				Status	Notes
Opera	ands	Description C		MSb		LSb		Affected	Notes
LITERAL	OPERAT	IONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEI	MORY ↔	PROGRAM MEMORY OPERATION	IS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

- Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
  - 2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.
  - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP
  - 4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

#### 24.1.1 STANDARD INSTRUCTION SET

ADD	LW	ADD liter	al to W					
Synta	ax:	ADDLW	k					
Oper	ands:	$0 \le k \le 255$	$0 \leq k \leq 255$					
Oper	ation:	$(W) + k \to W$						
Statu	s Affected:	N, OV, C, DC, Z						
Enco	oding:	0000 1111 kkkk kk						
Desc	cription:	The conten 8-bit literal W.						
Word	ds:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read literal 'k'	Proce Data		ite to W			

Example: ADDLW 15h

Before Instruction W = 10hAfter Instruction W = 25h

ADDWF	ADD W to f					
Syntax:	ADDWF f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) + (f) $\rightarrow$ dest					
Status Affected:	N, OV, C, DC, Z					
Encoding:	0010 01da ffff ffff					
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: ADDWF REG, 0, 0

Before Instruction

W = 17h REG = 0C2h

After Instruction

W = 0D9hREG = 0C2h

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADD	<b>WFC</b>	ADD W and CARRY bit to f					
Synta	ax:	ADDWFC	f {,d {,	a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(W) + (f) +	$(C) \rightarrow d\epsilon$	est			
Statu	s Affected:	N,OV, C, D	C, Z				
Enco	oding:	0010	00da	ffff	ffff		
Desc	ription:	Add W, the CARRY flag and data mem ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ds:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	i	Q4		
	Decode	Read register 'f'	Proce Dat		Write to estination		

ANDLW	AND liter	al with	W		
Syntax:	ANDLW	k			
Operands:	$0 \le k \le 255$	j			
Operation:	(W) .AND.	$k \to W$			
Status Affected:	N, Z				
Encoding:	0000	1011	kkk	k	kkkk
Description:	The conter 8-bit literal				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal	Proce	ess	ıW	rite to W
	'k'	Dat	а		
Example:	ANDLW	05Fh			
Before Instru	ction				
W	= A3h				
After Instructi	on				
W	= 03h				

ANDWF	AND W with f					
Syntax:	ANDWF	f {,d {,a}	}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) .AND.	(W) .AND. (f) $\rightarrow$ dest				
Status Affected:	N, Z					
Encoding:	0001	01da	ffff	ffff		
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back					

in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f  $\leq$  95 (5Fh). See

Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

 Q1
 Q2
 Q3
 Q4

 Decode
 Read register 'f'
 Process Data
 Write to destination

Example: ANDWF REG, 0, 0

Before Instruction

W = 17h REG = C2h

After Instruction

W = 02h REG = C2h BC Branch if Carry

Syntax: BC n

Operands:  $-128 \le n \le 127$ Operation: if CARRY bit is '1'  $(PC) + 2 + 2n \rightarrow PC$ 

Status Affected: None

Encoding: 1110 0010 nnnn nnnn

Description: If the CARRY bit is '1', then the program will branch.

The 2's complement number '2n' is

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

added to the PC. Since the PC will have

two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BC 5

Before Instruction

PC = address (HERE)

After Instruction

If CARRY = 1;

PC = address (HERE + 12)

fCARRY = 0;

PC = address (HERE + 2)

BCF	Bit Clear	f		
Syntax:	BCF f, b	) {,a}		
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	j		
Operation:	$0 \to f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in re If 'a' is '0',	ū		selected.

If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 24.2.3 "Byte-Oriented and

**Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles: Q Cycle Activity:

> Q1 Q3 Q2 Q4 Decode Read **Process** Write register 'f' Data register 'f'

Example: FLAG\_REG, BCF 7, 0

Before Instruction FLAG REG = C7h After Instruction

FLAG\_REG = 47h

BN	Branch if Negative				
Syntax:	BN n				
Operands:	-128 ≤ n ≤	127			
Operation:	if NEGATIVE bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Status Affected:	None				
Encoding:	1110	0110	nnnn	nnnn	
Description:	If the NEG program w The 2's co added to the incremental instruction PC + 2 + 2 two-cycle	vill branch mplemen ne PC. Sir ed to fetch , the new n. This in	t number the PC the next address was truction in	2n' is will have	
Words:	1				
Cycles:  Q Cycle Activity:  If Jump:	1(2)				

Q1 Q2 Q3 Decode Read literal **Process** Write to PC 'n' Data

No

operation

If No	Jump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal	Process	No
		ʻn'	Data	operation

No

operation

Q4

No

operation

Example: HERE BNJump

Before Instruction

No

operation

PC address (HERE)

After Instruction

If NEGATIVE

PC If NEGATIVE address (Jump)

BNC	Branch i	Branch if Not Carry				
Syntax:	BNC n	BNC n				
Operands:	-128 ≤ n ≤	$-128 \le n \le 127$				
Operation:	if CARRY bit is '0' (PC) + 2 + 2n $\rightarrow$ PC					
Status Affected:	None					
Encoding:	1110	0011	nnnn	nnnn		
Description:	If the CARRY bit is '0', then the program					

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNC Jump

Before Instruction

address (HERE)

After Instruction

address (Jump)

address (HERE + 2)

BNN	Branch if Not Negative				
Syntax:	BNN n				
Operands:	-128 ≤ n ≤	127			
Operation:	if NEGATI (PC) + 2 +				
Status Affected:	None				
Encoding:	1110	0111	nnnn	nnnn	
Description:	If the NEGATIVE bit is '0', then the				

program will branch. The 2's complement number '2n' is

added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be

PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNN Jump

Before Instruction

address (HERE)

After Instruction

If NEGATIVE

address (Jump)

PC If NEGATIVE PC

BNOV	Branch if Not Overflow				
Syntax:	BNOV n				
Operands:	$-128 \le n \le 127$				
Operation:	if OVERFLOW bit is '0' (PC) + 2 + 2n $\rightarrow$ PC				
Status Affected:	None				
Encoding:	1110 0101 nnnn nnnn				
Description:	If the OVERFLOW bit is '0', then the program will branch.  The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Q Cycle Activity:					

Q Cycle Activity:	
If Jump:	

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNOV Jump

Before Instruction

address (HERE)

After Instruction

If OVERFLOW =

PC =
If OVERFLOW =
PC = address (Jump)

address (HERE + 2)

**BNZ Branch if Not Zero** 

Syntax: BNZ n Operands:  $\textbf{-}128 \leq n \leq 127$ Operation: if ZERO bit is '0'  $(PC) + 2 + 2n \rightarrow PC$ 

Status Affected: None

Encoding: 1110 0001 nnnn nnnn

Description: If the ZERO bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next

instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BNZ Jump

Before Instruction

address (HERE)

After Instruction

If ZERO

address (Jump)

#### BRA Unconditional Branch

Syntax: BRA n

Operands:  $-1024 \le n \le 1023$ Operation:  $(PC) + 2 + 2n \rightarrow PC$ 

Status Affected: None

Encoding: 1101 Onnn nnnn nnnn

Description: Add the 2's complement number '2n' to

the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.

Words: 1
Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

Example: HERE BRA Jump

Before Instruction

PC = address (HERE)
After Instruction

PC = address (Jump)

BSF	Bit Set f		
Syntax:	BSF f, b {,a}		
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		
Operation:	$1 \rightarrow \text{f}$		
Status Affected:	None		
Encoding:	1000 bbba	ffff	ffff
Description:	Bit 'b' in register 'f' i	s set.	

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is 'o' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

**Literal Offset Mode**" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BSF FLAG\_REG, 7, 1

Before Instruction

FLAG\_REG = 0Ah

After Instruction

FLAG\_REG = 8Ah

BTFSC	Bit Test Fi	le, Skip if Cl	ear	BTFSS	Bit Test Fil	e, Skip if Se	t
Syntax:	BTFSC f, b	) {,a}		Syntax:	BTFSS f, b	{,a}	
Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$				
Operation:	skip if (f <b>)</b>	) = 0		Operation:	skip if (f <b>)</b>	= 1	
Status Affected:	None			Status Affected:	None		
Encoding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff:	ff ffff
Description:	instruction is the next instruction and a NOP is this a two-cy If 'a' is '0', the 'a' is '1', the GPR bank (of If 'a' is '0' ar set is enabled Indexed Lited mode where See Section Bit-Oriented	s executed ins ycle instruction ne Access Bani BSR is used to default). nd the extended this instruct eral Offset Addi ever f ≤ 95 (5F	"b' is '0', then d during the on is discarded tead, making . k is selected. If o select the d instruction ion operates in ressing h)Oriented and in Indexed	Description:	In the late of th		'b' is '1', then during the n is discarded ead, making is selected. If a select the distriction on operates dressing n).  Oriented and in Indexed
Words:	1			Words:	1		
Cycles:		rcles if skip and 2-word instruc		Cycles:	•	cles if skip and 2-word instruc	
Q Cycle Activity:				Q Cycle Activity:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation	Decode	Read register 'f'	Process Data	No operation
If skip:	1 oglotor i	Data	орогилогі	If skip:	rogioto. I	Data	орогалогг
, Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
No	No	No	No	No	No	No	No
operation	operation	operation	operation	operation	operation	operation	operation
If skip and followed	,			If skip and follow	-		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation	No operation	No operation	No operation	No operation
No	No	No	No	No	No	No	No
operation	operation	operation	operation	operation	operation	operation	operation
Example:  Before Instruction PC After Instruction If FLAG< PC	FALSE : TRUE : tion = add on :1> = 0;		3, 1, O	Example:  Before Instru PC After Instruct If FLAG	FALSE : TRUE : Iction = ad Icion = 0;	BTFSS FLA : : : : dress (HERE	
If FLAG< PC	:1> = 1;	iress (TRUE)	)	If FLAG PC	i<1> = 1;	dress (TRUE)	,

BTG	Bit Toggle f			
Syntax:	BTG f, b {	BTG f, b {,a}		
Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Operation:	$(\overline{f}) \to f$			
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
Description:	Bit 'b' in data memory location 'f' is inverted.			

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** 

Literal Offset Mode" for details.

Words: Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BTG PORTC, 4, 0

Before Instruction:

PORTC = 0111 0101 [75h]

After Instruction:

PORTC = 0110 0101 **[65h]** 

BOV	Branch if Overflow
-----	--------------------

Syntax: BOV n Operands:  $\textbf{-}128 \leq n \leq 127$ Operation: if OVERFLOW bit is '1' (PC) + 2 + 2n  $\rightarrow$  PC Status Affected: None

1110 Description: If the OVERFLOW bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next

nnnn

nnnn

0100

instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1(2) Cycles:

Q Cycle Activity:

If Jump:

Encoding:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BOV Jump

Before Instruction

PC address (HERE)

After Instruction

If OVERFLOW =

address (Jump)

If OVERFLOW =

#### BZ Branch if Zero

Syntax: BZ n

Operands:  $-128 \le n \le 127$ Operation: if ZERO bit is '1'  $(PC) + 2 + 2n \rightarrow PC$ 

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

Description: If the ZERO bit is '1', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1
Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If ZERO = 1;

PC = address (Jump)

ZERO = 0:

PC = address (HERE + 2)

CALL	CALL Subroutine Call				
Syntax:	CALL k {,s}				
Operands:	$0 \le k \le 1048575$ $s \in [0,1]$				
Operation:	$(PC) + 4 \rightarrow TOS,$ $k \rightarrow PC < 20:1 >,$ if $s = 1$ $(W) \rightarrow WS,$ $(Status) \rightarrow STATUSS,$ $(BSR) \rightarrow BSRS$				
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>	

Description: Subroutine call of entire 2-Mbyte

memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read literal	PUSH PC to	Read literal
		'k'<7:0>,	stack	'k'<19:8>,
				Write to PC
	No	No	No	No
	operation	operation	operation	operation

Example: HERE CALL THERE, 1

Before Instruction

PC = address (HERE)

After Instruction

PC = address (THERE)
TOS = address (HERE + 4)

WS = W BSRS = BSR STATUSS = Status

CLRF	Clear f				
Syntax:	CLRF f{	CLRF f {,a}			
Operands:	$0 \le f \le 255$ $a \in [0,1]$				
Operation:	$000h \rightarrow f$ $1 \rightarrow Z$				
Status Affected:	Z				
Encoding:	0110	101a	ffff	ffff	
Description:	Clears the contents of the specified register. If 'a' is '0' the Access Bank is selected				

If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing

in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example:
CLRF
FLAG\_REG, 1

Before Instruction

FLAG REG = 5Ah

After Instruction

FLAG\_REG = 00h

CLRWDT	Clear Watchdog Timer			
Syntax:	CLRWDT			
Operands:	None $\begin{array}{l} \text{None} \\ \text{000h} \rightarrow \text{WDT,} \\ \text{000h} \rightarrow \text{WDT postscaler,} \\ 1 \rightarrow \overline{\text{TO,}} \\ 1 \rightarrow \overline{\text{PD}} \\ \overline{\text{TO,}} \ \overline{\text{PD}} \end{array}$			
Operation:				
Status Affected:				
Encoding:	0000	0000	0000	0100
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, T and PD, are set.			the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Ω1	Q2 Q3 Q4			

Decode No Process No operation Data operation

Example: CLRWDT

Before Instruction

WDT Counter = ?

After Instruction

 WDT Counter
 =
 00h

 WDT Postscaler
 =
 0

 TO
 =
 1

 PD
 =
 1

COMF	Complement f			
Syntax:	COMF 1	f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(\overline{f})  o dest$			
Status Affected:	N, Z			
Encoding:	0001 11da ffff ffff			
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

		re	gister 'f'	Da	ata		destination
				•			
Exan	nple:	C	OMF	REG,	Ο,	0	
	Before Instruc	ction					
	REG	=	13h				

Read

**Process** 

Write to

After Instruction REG 13h W ECh

Decode

CPFSEQ	Compare f with W, skip if f = W		
Syntax:	CPFSEQ f {,a}		
Operands:	$0 \le f \le 255$ $a \in [0,1]$		
Operation:	(f) – (W), skip if (f) = (W) (unsigned comparison)		
Status Affected:	None		
Encoding:	0110 001a ffff ffff		
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		
Words:	1		
Cycles:	1(2) Note: 3 cycles if skip and followed		

Q Cycle Activity:

	JJ -					
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	No		
		register 'f'	Data	operation		
If skip:						
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
If skip and followed by 2-word instruction:						
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		

by a 2-word instruction.

operation

operation

operation Example: HERE CPFSEQ REG, 0

NEQUAL EQUAL

Before Instruction

operation

PC Address HERE W REG After Instruction

> If REG W:

PC Address (EQUAL)

If REG W;

PC Address (NEQUAL)

#### **CPFSGT** Compare f with W, skip if f > W Svntax: CPFSGT f {,a} Operands: $0 \le f \le 255$ $a \in [0,1]$ Operation: (f) - (W),skip if (f) > (W)(unsigned comparison) Status Affected: None Encoding: 0110 010a ffff ffff Description: Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: Cycles: 1(2) Note: 3 cycles if skip and followed

by a 2-word instruction.

#### Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

#### If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CPFSGT REG, 0 NGREATER

GREATER

Before Instruction

PC Address (HERE)

W ?

After Instruction

If REG w.

> PC = Address (GREATER)

W: If REG ≤

PC Address (NGREATER)

CPFSLT Compare f with W, skip if f < W
--

Syntax:	CPFSLT f {,a}
Operands:	$0 \le f \le 255$ a $\in [0,1]$
Operation:	(f) – (W), skip if (f) < (W) (unsigned comparison)

Status Affected: None

Encoding: 0110 000a ffff ffff

Description: Compares the contents of data memory

> location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

Words: Cycles: 1(2)

> 3 cycles if skip and followed Note:

by a 2-word instruction.

#### Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

#### If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: CPFSLT REG, 1 HERE

> NLESS LESS

Before Instruction

Address (HERE)

W

After Instruction

If REG < W;

PC Address (LESS)

If REG ≥

PC Address (NLESS)

DAV	DAW Decimal Adjust W Register						
Synta	ax:	DAW					
Oper	ands:	None					
Oper	ration:	(W<3:0>) + else	If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 $\rightarrow$ W<3:0>; else (W<3:0>) $\rightarrow$ W<3:0>;				
		If [W<7:4> + DC > 9] or [C = 1] then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$ ; else $(W<7:4>) + DC \rightarrow W<7:4>$					
Statu	s Affected:	С	С				
Enco	oding:	0000	0000 0000 0000			0111	
Desc	eription:	DAW adjust resulting from variables (eand product result.	om the ea	ırlier a acked	ddition BCD fo	of two ormat)	
Word	ds:	1					
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		C	)4	
	Decode	Read register W	Proce Data			rite V	
Exan	nple1:	-	•	<u>u</u>			

DAW

Before Instruction W

A5h C DC 0 After Instruction W 05h

C DC

Example 2:

Before Instruction

CEh W C DC After Instruction

> W 34h C DC

DECF	Decreme	ent f		
Syntax:	DECF f{	,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f)-1 \to dest$			
Status Affected:	C, DC, N, OV, Z			
Encoding:	0000	01da	ffff	ffff
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).  If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the			

GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example:

Before Instruction CNT Z

01h After Instruction CNT Z 00h

DEC	FSZ	Decreme	nt f, skip if (	)	DCF	SNZ	Decreme	nt f, skip if n	ot 0
Synt	ax:	DECFSZ 1	f {,d {,a}}		Synt	ax:	DCFSNZ	f {,d {,a}}	,
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation: Status Affected:		(f) $-1 \rightarrow de$ skip if resul	•		Ope	ration:	(f) $-1 \rightarrow de$ skip if resul		
Status Affected: None  Encoding: 0010 11da fffff ffff		Statu	us Affected:	None					
Enco	oding:	0010	11da ffi	ff ffff	Enco	oding:	0100	11da fff	f ffff
Desc	eription:	decremente placed in W placed back If the result which is alm and a NOP i it a two-cyc If 'a' is '0', the GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 24 Bit-Oriente	le instruction. he Access Bal he BSR is use (default). nd the extend	the result is ne result is (default). It instruction, is discarded stead, making that is selected. It is selected to select the ed instruction operates Addressing Fh). See iented and is in Indexed	Desc	cription:	decremente placed in W placed back If the result instruction, discarded a instead, ma instruction. If 'a' is '0', the GPR bank If 'a' is '0' a set is enable in Indexed mode wher Section 24 Bit-Oriente	nd the extended, this instructional triangle of the control of th	the result is a result is (default).  next dy fetched, is executed eycle  and is selected. It is selected to select the ed instruction etion operates addressing in the edical existing
Word	ds:	1					Literal Offs	set Mode" for	details.
Cycle	es:	1(2)			Word	ds:	1		
			cles if skip an 2-word instru		Cycl	es:		cycles if skip a a 2-word instr	
Q C	ycle Activity:				0.0	tuolo Antivitur	Бу	a Z-Word mist	uction.
	Q1	Q2	Q3	Q4	Q C	cycle Activity: Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination		Decode	Read	Process	Write to
If sk	in·	register i	Data	destination		Decode	register 'f'	Data	destination
	Q1	Q2	Q3	Q4	lf sk	kip:			
	No	No	No	No		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No	No	No	No
If sk	ip and followe	d by 2-word in	struction:		•	operation	operation	operation	operation
	Q1	Q2	Q3	Q4	lf sk	cip and followe	d by 2-word in	struction:	
	No	No	No	No		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No	No	No	No
	No	No	No	No		operation No	operation No	operation No	operation
	operation	operation	operation	operation		operation	operation	operation	No operation
Exar	nple:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	<u>Exar</u>	mple:	HERE ZERO	DCFSNZ TEM	1P, 1, 0
Before Instruction								:	
	PC After Instruction CNT If CNT PC If CNT FC If CNT PC	on = CNT - 1 = 0; = Address ≠ 0;	S (HERE)  S (CONTINUE  S (HERE + 2			Before Instruction TEMP After Instruction TEMP If TEMP PC If TEMP	=	? TEMP - 1, 0; Address (2) 0;	ZERO)
	PC	- Address	5 (HEKE + 2	.,		PC	≠ =	O; Address (1	NZERO)

GOTO	Unconditional Branch			
Syntax:	GOTO k			
Operands:	$0 \leq k \leq 1048575$			
Operation:	$k \rightarrow PC < 20:1 >$			
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	1111 k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>
Description:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit			

value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Increment f			
Syntax:	INCF f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) + 1 $\rightarrow$ dest			
Status Affected:	C, DC, N, OV, Z			
Encoding:	0010 10da ffff ffff			
	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: INCF CNT, 1, 0

Before Instruction

CNT = FFh Z = 0 C = ? DC = ?

After Instruction

CNT = 00h

Z = 1

C = 1

DC = 1

INC	FSZ	Incremen	t f, skip if 0		INF	SNZ	Incremen	t f, skip if no	ot 0
Synta	ax:	INCFSZ f	{,d {,a}}		Synt	ax:	INFSNZ f	{,d {,a}}	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Орег	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in  [0,1] \\ a \in  [0,1] \end{array}$		
Oper	ration:	(f) + 1 $\rightarrow$ deskip if result			Орег	ration:	(f) + 1 $\rightarrow$ deskip if result		
Statu	s Affected:	None				is Affected:	None		
Enco	oding:	0011	11da ff:	ff ffff		oding:	0100	10da ff:	
Desc	eription:	incremented placed in Whole placed back of the result which is almand a NOP in it a two-cyclif 'a' is '0', till f'a' is '1', till GPR bank (If 'a' is '0' a set is enable in Indexed Imode when Section 24 Bit-Oriente	he BSR is use	the result is the result is the result is (default). It instruction, is discarded stead, making that is selected. It is select the ed instruction operates addressing Fh). See the the the that is in Indexed in Indexed.	Desc	oription:	incremented placed in Whole placed back of the result instruction, discarded a instead, mainstruction. If 'a' is '0', till f'a' is '1', till GPR bank (If 'a' is '0' a set is enable in Indexed I mode when Section 24 Bit-Oriente	ne BSR is use (default). nd the extend	he result is the result is the result is (default). The result is (default). The result is the result is (default). The result is the result i
Word	ds:	1			Word	ds:	1		
Cycle	es:	•	cles if skip and 2-word instrud		Cycle	es:		cycles if skip a a 2-word insti	
QC	ycle Activity:				QC	ycle Activity:			
	Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination		Decode	Read register 'f'	Process Data	Write to destination
If sk	ip:				lf sk	tip:			
	Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No	No	No
lf sk	· ·	d by 2-word in:	· · · · · · · · · · · · · · · · · · ·	operation	l If ek		operation d by 2-word in:	operation	operation
11 010	Q1	Q2	Q3	Q4	11 31	Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
<u>Exan</u>	nple:	NZERO	INCFSZ CN : :	IT, 1, 0	Exar	nple:	HERE ZERO NZERO	INFSNZ REG	G, 1, 0
	Before Instruct PC After Instruction CNT If CNT PC If CNT PC	= Address on = CNT + 7 = 0; = Address ≠ 0;	(HERE)  1  (ZERO)  (NZERO)			Before Instruction PC After Instruction REG If REG PC If REG PC FREG PC	= Address on = REG + 0; = Address = 0;	(NZERO)	

#### IORLW Inclusive OR literal with W

Status Affected: N, Z

Encoding: 0000

Description: The contents of W are ORed with the

eight-bit literal 'k'. The result is placed in W.

kkkk

kkkk

1001

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: IORLW 35h

Before Instruction

W = 9Ah

After Instruction

W = BFh

#### IORWF Inclusive OR W with f

Syntax: IORWF  $f \{,d \{,a\}\}$ Operands:  $0 \le f \le 255$ 

 $d \in [0,1]$  $a \in [0,1]$ 

Operation: (W) .OR. (f)  $\rightarrow$  dest

Status Affected: N, Z

Encoding: 0001 00da ffff ffff

Description: Inclusive OR W with register 'f'. If 'd' is

'0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'

(default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See

Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: IORWF RESULT, 0, 1

Before Instruction

RESULT = 13hW = 91h

After Instruction

RESULT = 13h W = 93h

**LFSR** Load FSR

Syntax: LFSR f, k Operands:  $0 \le f \le 2$ 

 $0 \le k \le 4095$ 

 $k \to FSRf$ Operation:

Status Affected: None

Encoding: 1110 1110 OOff  $k_{11}kkk$ k<sub>7</sub>kkk 1111 0000 kkkk

The 12-bit literal 'k' is loaded into the Description:

File Select Register pointed to by 'f'.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write
	'k' MSB	Data	literal 'k'
			MSB to
			FSRfH
Decode	Read literal	Process	Write literal
	'k' LSB	Data	'k' to FSRfL

Example: LFSR 2, 3ABh

After Instruction

FSR2H FSR2L 03h ABh

MOVF	Move f
Syntax:	MOVF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$f \to dest$
Status Affected:	N, Z
Encoding:	0101 00da ffff ffff
Description:	The contents of register 'f' are moved to

a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the

256-byte bank.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

If 'a' is '0' and the extended instruction

GPR bank (default).

set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write W
	register 'f'	Data	

Example: MOVF REG, 0, 0

Before Instruction

**REG** 22h W FFh

After Instruction

22h REG W 22h

MOVFF	Move f to f		
Syntax:	MOVFF f <sub>s</sub> ,f <sub>d</sub>		
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$		
Operation:	$(f_s) \rightarrow f_d$		
Status Affected:	None		
Encoding: 1st word (source) 2nd word (destin.)	1100 ffff ffff ffff <sub>s</sub> 1111 ffff ffff ffff <sub>d</sub>		
Description:	The contents of source register 'f <sub>s</sub> ' are moved to destination register 'f <sub>d</sub> '.  Location of source 'f <sub>s</sub> ' can be anywhere		

in the 4096-byte data space (000h to FFFh) and location of destination 'fd' can also be anywhere from 000h to FFFh.

Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

Words: Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction

REG1 33h REG2 11h

After Instruction

REG1 REG2 33h 33h

MOVLB	Move lite	eral to lo	w nibble	in BSR
Syntax:	MOVLW	k		
Operands:	$0 \le k \le 25$	5		
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The eight- Bank Sele of BSR<7: regardless	ct Registe 4> alway:	er (BSR). ī s remains	Γhe value '0',
Words:	1			

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write literal
	literal 'k'	Data	'k' to BSR

Example: MOVLB

Before Instruction

BSR Register = 02h

After Instruction

BSR Register = 05h

#### MOVLW Move literal to W

Description: The eight-bit literal 'k' is loaded into W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: MOVLW 5Ah

After Instruction

W = 5Ah

MOVWF	Move W	to f		
Syntax:	MOVWF	f {,a}		_
Operands:	$0 \le f \le 255$ $a \in [0,1]$			
Operation:	$(W) \to f$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data Location 'f'		0	

256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: MOVWF REG, 0

Before Instruction

W = 4Fh REG = FFh

After Instruction

W = 4FhREG = 4Fh

MULLW	Multiply	literal w	ith W	
Syntax:	MULLW	k		
Operands:	$0 \le k \le 25$	5		
Operation:	(W) $x k \rightarrow PRODH:PRODL$			
Status Affected:	None			
Encoding:	0000	1101	kkkk	kkkk
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged.			

None of the Status flags are affected.

Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	literal 'k'	Data	registers
			PRODH:
			PRODL

Example: MULLW 0C4h

Before Instruction

W = E2h
PRODH = ?
PRODL = ?
After Instruction

W = E2h PRODH = ADhPRODL = 08h

MULWF	Multiply W with f		
Syntax:	MULWF f {,a}		
Operands:	$0 \le f \le 255$		

Operands:  $0 \le f \le 255$  $a \in [0,1]$ 

Operation: (W) x (f)  $\rightarrow$  PRODH:PRODL

Status Affected: None

Description:

Encoding: 0000 001a fffff ffff

An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are

None of the Status flags are affected.

Note that neither overflow nor carry is

unchanged.

possible in this operation. A zero result is possible but not detected. If 'a' is 'o', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is 'o' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See **Section 24.2.3** 

"Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset

Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	registers
			PRODH:
			PRODI

Example: MULWF REG, 1

Before Instruction

W = C4h
REG = B5h
PRODH = ?
PRODL = ?

After Instruction

W = C4h REG = B5h PRODH = 8Ah PRODL = 94h

NEGF	Negate f			
Syntax:	NEGF f	{,a}		
Operands:	$0 \le f \le 255$ $a \in [0,1]$	j		
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110	110a	ffff	ffff
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'.  If 'a' is '0', the Access Bank is selected.  If 'a' is '1', the BSR is used to select the GPR bank (default).  If 'a' is '0' and the extended instruction			

Literal Offset Mode" for details.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f  $\leq$  95 (5Fh). See Section 24.2.3 "Byte-Oriented and

**Bit-Oriented Instructions in Indexed** 

Example: NEGF REG, 1

Before Instruction

REG = 0011 1010 [3Ah]

After Instruction

REG = 1100 0110 [C6h]

NOP	No Operation				
Syntax:	NOP				
Operands:	None				
Operation:	No operati	on			
Status Affected:	None				
Encoding:	0000	0000	000	0 (	0000
	1111	xxxx	XXX	CΧ	xxxx
Description:	No operati	on.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	No	No			No
	operation	opera	ition	O	peration

Example:

None.

POF	•	Pop Top	of Return St	ack
Synta	ax:	POP		
Oper	ands:	None		
Oper	ation:	$(TOS) \rightarrow b$	it bucket	
Statu	s Affected:	None		
Enco	oding:	0000	0000 00	00 0110
Description:		stack and is then becom was pushed This instruc- the user to	alue is pulled of a discarded. The sthe previous of an other retustion is provide properly mana orporate a sof	he TOS value us value that irn stack. ed to enable age the return
Word	ds:	1		
Cycles:		1		
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	No	POP TOS	No
	I	operation	value	operation

Example: POP GOTO

Before Instruction

TOS = 0031A2h Stack (1 level down) = 014332h

NEW

After Instruction

TOS = 014332h PC = NEW

PUSH	Push To	p of Ret	urn Stacl	k
Syntax:	PUSH			
Operands:	None			
Operation:	(PC + 2) -	→ TOS		
Status Affected:	None			
Encoding:	0000	0000	0000	0101
Description:	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

Q1	Q2	Q3	Q4
Decode	PUSH	No	No
	PC + 2 onto	operation	operation
	return stack		

Example: PUSH

Before Instruction

TOS = 345Ah PC = 0124h

After Instruction

PC = 0126h TOS = 0126h Stack (1 level down) = 345Ah

RCALL	Relative Call			
Syntax:	RCALL n			
Operands:	$-1024 \le n \le 1023$			
Operation:	$ \begin{aligned} &(\text{PC}) + 2 \rightarrow \text{TOS}, \\ &(\text{PC}) + 2 + 2n \rightarrow \text{PC} \end{aligned} $			
Status Affected:	None			
Encoding:	1101	1nnn	nnnn	nnnn
Description:	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a			

Words: 1
Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
		PUSHPC to stack		
Ī	No	No	No	No
	operation	operation	operation	operation

two-cycle instruction.

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None				
Operation:			Reset all registers and flags that are affected by a MCLR Reset.			
Statu	s Affected:	All				
Enco	ding:	0000	0000	111	L1	1111
Desc	ription:	This instruction	<del></del>			•
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start	No	)		No

Example: RESET

After Instruction

Registers = Reset Value Flags\* = Reset Value

Reset

operation

operation

#### RETFIE Return from Interrupt

 $\begin{array}{ll} \text{Syntax:} & \text{RETFIE } \{s\} \\ \text{Operands:} & s \in [0,1] \\ \text{Operation:} & (\text{TOS}) \rightarrow \text{PC}, \\ & 1 \rightarrow \text{GIE/GIEH or PEIE/GIEL}, \\ & \text{if } s = 1 \\ & (\text{WS}) \rightarrow \text{W}, \\ & (\text{STATUSS}) \rightarrow \text{Status}, \\ & (\text{BSRS}) \rightarrow \text{BSR}, \end{array}$ 

PCLATU, PCLATH are unchanged.

Status Affected: GIE/GIEH, PEIE/GIEL.

Encoding: 0000 0000 0001 000s

Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS,

their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).

STATUSS and BSRS, are loaded into

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	POP PC
	operation	operation	from stack
			Set GIEH or GIEL
No	No	No	No
operation	operation	operation	operation

Example: RETFIE 1

After Interrupt

RETLW Return literal to W

PCLATU, PCLATH are unchanged

Status Affected: None

Encoding: 0000 1100 kkkk kkkk

Description: W is loaded with the eight-bit literal 'k'.

The program counter is loaded from the

top of the stack (the return address).
The high address latch (PCLATH)

remains unchanged.

Words: 1
Cycles: 2

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read	Process	POP PC
		literal 'k'	Data	from stack,
				Write to W
	No	No	No	No
	operation	operation	operation	operation

#### Example:

```
CALL TABLE ; W contains table ; offset value ; W now has
```

; table value .

TABLE

ADDWF PCL ; W = offset RETLW k0 ; Begin table

RETLW k1

.

RETLW kn ; End of table

Before Instruction

W = 07h

After Instruction

W = value of kn

#### RETURN Return from Subroutine

 $\label{eq:syntax} \begin{array}{ll} \text{Syntax:} & \text{RETURN } \{s\} \\ \text{Operands:} & s \in [0,1] \\ \text{Operation:} & (\text{TOS}) \rightarrow \text{PC}, \\ & \text{if } s = 1 \\ & (\text{WS}) \rightarrow \text{W}, \\ & (\text{STATUSS}) \rightarrow \text{Status}, \\ \end{array}$ 

(BSRS) → BSR,

PCLATU, PCLATH are unchanged

Status Affected: None

Encoding: 0000 0000 0001 Description: Return from subroutine. The sta

Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers

001s

occurs (default).

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	Process	POP PC
	operation	Data	from stack
No	No	No	No
operation	operation	operation	operation

Example: RETURN

After Instruction: PC = TOS

#### RLCF Rotate Left f through Carry

Syntax: RLCF  $f \{d \{a\}\}$ Operands:  $0 \le f \le 255$  $d \in [0,1]$  $a \in [0,1]$ 

Operation:  $\begin{array}{c} (\text{f<n>}) \rightarrow \text{dest<n+1>}, \\ (\text{f<7>}) \rightarrow \text{C}, \end{array}$ 

Status Affected: C, N, Z

Encoding: 0011 01da ffff ffff

 $(C) \rightarrow dest<0>$ 

Description: The contents of register 'f' are rotated one bit to the left through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back

in register 'f' (default).


If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to

select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset

Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset

Mode" for details.



Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
)ecode	Read	Process	Write to
	register 'f'	Data	destination

Example: RLCF REG, 0, 0


Before Instruction

REG = 1110 0110 C = 0

After Instruction

REG = 1110 0110 W = 1100 1100 C = 1

RLNCF	Rotate Left f (No Carry)			
Syntax:	RLNCF	f {,d {,a}}		
Operands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$			
Operation:	` '	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$		
Status Affected:	N, Z			
Encoding:	0100	01da ff	ff ffff	
	is placed in stored bac If 'a' is '0', I If 'a' is '1', I GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 24 Bit-Oriento	the BSR is use (default). and the extend led, this instru- Literal Offset a never f ≤ 95 (5 1.2.3 "Byte-Oi	, the result is (default). nk is selected. d to select the led instruction ction operates Addressing iFh). See riented and is in Indexed	
	<b>→</b>	register f	<b>i</b>	
Words:	1			
Cycles:	1			
Q Cycle Activity:	ı			
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write to destination	
Example:	RLNCF	REG, 1,	0	
Before Instruc REG		.011		
After Instruction	1010 1	.011		
REG	= 0101 0	111		



RRNCF	Rotate Right f (No Carry)		
Syntax:	RRNCF f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f < n >) \rightarrow dest < n - 1 >$ , $(f < 0 >) \rightarrow dest < 7 >$		
Status Affected:	N, Z		
Encoding:	0100 00da ffff ffff		
Description:	The contents of register 'f' are rotated		

one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.



Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example 1: RRNCF REG, 1, 0

Before Instruction

REG = 1101 0111

After Instruction

REG = 1110 1011

Example 2: RRNCF REG, 0, 0

Before Instruction

W = ?

REG = 1101 0111

After Instruction

W = 1110 1011 REG = 1101 0111

SET	F	Set f			
Synta	ax:	SETF f {,	a}		
Oper	ands:	$0 \le f \le 255$ $a \in [0,1]$			
Oper	ation:	$FFh \to f$			
Statu	s Affected:	None			
Enco	oding:	0110	100a	ffff	ffff
Desc	ription:	The content are set to F If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enablin Indexed mode wher Section 24 Bit-Oriente Literal Offs	Fh. the Acces the BSR i (default). and the ex led, this i Literal Or never f ≤ 3.2.3 "By ded Instru	ss Bank is s used to xtended ir nstruction ffset Addr 95 (5Fh). te-Orient ctions in	selected. select the astruction operates essing See ed and Indexed
Words:		1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	1	Q4
	Decode	Read register 'f'	Proce Dat		Write egister 'f'

Example: SETF REG, 1

Before Instruction

REG = 5Ah

After Instruction

REG = FFh

SLE	EP	Enter Sleep mode					
Synta	ax:	SLEEP	SLEEP				
Operands:		None					
Operation:		$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ postscaler}, \\ 1 \rightarrow \overline{\underline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$					
Statu	s Affected:	TO, PD					
Enco	oding:	0000	0000	0000	0011		
Description:		cleared. T is set. Wat postscaler The proce	The Power-down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared.  The processor is put into Sleep mode with the oscillator stopped.				
Words:		1	1				
Cycles:		1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No operation	Proces Data		Go to Sleep		

Example:		SLEEP
Before In	struc	tion
TO	=	?
PD	=	?
After Inst	ructio	n
TO	=	1†
PD	=	0

† If WDT causes wake-up, this bit is cleared.

SUBFWB	Subtract	f from W w	th borrow
Syntax:	SUBFWB	f {,d {,a}}	
Operands:	$0 \le f \le 255$		
	$d \in [0,1]$		
Onenation	a ∈ [0,1]	( <del>C</del> )	
Operation:	. , .,	$(\overline{C}) \rightarrow \text{dest}$	
Status Affected:	N, OV, C,	1	<u> </u>
Encoding:	0101	01da ff:	
Description:  Words:	(borrow) fr method). If in W. If 'd' register 'f' If 'a' is '0', selected. I to select th If 'a' is '0' a set is enak operates in Addressing f ≤ 95 (5Fh "Byte-Orie"	the Access Ba f 'a' is '1', the land GPR bank (and the extendibled, this instru- n Indexed Liter g mode whene a). See Section ented and Bit- ns in Indexed	nplement esult is stored It is stored in ank is BSR is used default). ed instruction action ral Offset ever n 24.2.3 Oriented
vvoras:	1		
O 1	4		
Cycles:	1		
Q Cycle Activity:	·	00	04
Q Cycle Activity:	Q2	Q3	Q4
Q Cycle Activity:	·	Q3 Process Data	Q4 Write to destination
Q Cycle Activity:	Q2 Read	Process	Write to
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C	Q2  Read register 'f'  SUBFWB on = 3 = 2 = 1	Process Data	Write to
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG	Q2  Read register 'f'  SUBFWB on = 3 = 2 = 1 n = FF	Process Data	Write to
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W	Q2  Read register 'f'  SUBFWB on = 3 = 2 = 1	Process Data	Write to
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z	Q2  Read register 'f'  SUBFWB  on = 3 = 2 = 1  i = FF = 2 = 0 = 0	Process Data REG, 1, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N	Q2  Read register 'f'  SUBFWB  0  = 3 = 2 = 1 1 = FF = 2 = 0 = 0 = 1; re	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z	Q2  Read register 'f'  SUBFWB  0  3  2  1  FF  2  0  1  FF  2  0  1  1  FF  SUBFWB	Process Data REG, 1, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N  Example 2:  Before Instruction REG	Q2  Read register 'f'  SUBFWB on = 3 = 2 = 1 n = FF = 2 = 0 = 0 = 1; re  SUBFWB on = 2	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N  Example 2:  Before Instruction REG W C Z N	Q2  Read register 'f'  SUBFWB on  3 = 2 = 1 1 = FF = 2 = 0 = 0 = 1 ; re  SUBFWB on	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N  Example 2:  Before Instruction REG W C After Instruction	Q2  Read register 'f'  SUBFWB  0  3  2  1  FF  2  0  1  SUBFWB  0  1  1  1  1  1  1  1  1  1  1  1  1	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W	Q2  Read register 'f'  SUBFWB  on  = 3 = 2 = 1  = 2 = 0 = 0 = 1; re  SUBFWB  on = 2 = 5 = 1  1 = 2 = 3	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z N  Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C C After Instruction REG W C	Q2  Read register 'f'  SUBFWB  on = 3 = 2 = 1  = 2 = 0 = 0 = 1; re  SUBFWB  on = 2 = 5 = 1  1 = 2 = 3 = 1	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C Z	Q2  Read register 'f'  SUBFWB on  = 3 = 2 = 1 n = FF = 2 = 0 = 0 = 1; re SUBFWB on = 2 = 1 n = 5 = 1 n = 2 = 3 = 1 = 0	Process Data  REG, 1, 0	Write to destination
Q Cycle Activity: Q1 Decode  Example 1: Before Instruction REG W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C Z	Q2  Read register 'f'  SUBFWB on  = 3 = 2 = 1 n = FF = 2 = 0 = 0 = 1; re SUBFWB on = 2 = 1 n = 5 = 1 n = 2 = 3 = 1 = 0	Process Data  REG, 1, 0  sult is negative REG, 0, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N  Example 2:  Before Instruction REG W C After Instruction REG W C After Instruction REG W C Z N  Example 3:  Before Instruction REA	Q2  Read register 'f'  SUBFWB  on  3 = 2 = 1  1 = FF = 2  = 0 = 0  = 1 ; re  SUBFWB  on  = 2 = 1  5 = 1  1 = 0  = 0 ; re  SUBFWB  on	Process Data  REG, 1, 0  sult is negative REG, 0, 0	Write to destination
Q Cycle Activity:  Q1  Decode  Example 1:  Before Instruction REG W C After Instruction REG W C Z N  Example 2:  Before Instruction REG W C Z N  Example 2:  Before Instruction REG W C Z N  Example 3:  Before Instruction REG W C Z N  Example 3:  Before Instruction REG W C Z N	Q2  Read register 'f'  SUBFWB  on = 3 = 2 = 1  = 0 = 0 = 1; re  SUBFWB  on = 2 = 5 = 1  1 = 0 = 0; re  SUBFWB	Process Data  REG, 1, 0  sult is negative REG, 0, 0	Write to destination

After Instruction

REG =

W =

C =

Z =

N =

; result is zero

SUBLW	Subtract W from literal	SUBWF	Subtract W from f
Syntax:	SUBLW k	Syntax:	SUBWF f {,d {,a}}
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq f \leq 255$
Operation:	$k - (W) \rightarrow W$		$d \in [0,1]$
Status Affected:	N, OV, C, DC, Z	Operation	$\mathbf{a} \in [0,1]$
Encoding:	0000 1000 kkkk kkkk	Operation:	$(f) - (W) \rightarrow dest$
Description	W is subtracted from the eight-bit	Status Affected:	N, OV, C, DC, Z
	literal 'k'. The result is placed in W.	Encoding:	0101   11da   ffff   ffff
Words:	1	Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the
Cycles:	1		result is stored in W. If 'd' is '1', the
Q Cycle Activity:			result is stored back in register 'f'
Q1	Q2 Q3 Q4		(default). If 'a' is '0', the Access Bank is
Decode	Read Process Write to W		selected. If 'a' is '1', the BSR is used
	literal 'k' Data		to select the GPR bank (default).
Example 1:	SUBLW 02h		If 'a' is '0' and the extended instruction set is enabled, this instruction
Before Instruc			operates in Indexed Literal Offset
W C	= 01h = ?		Addressing mode whenever
After Instruction	on = 01h		f ≤ 95 (5Fh). See <b>Section 24.2.3</b> "Byte-Oriented and Bit-Oriented
С	= 1 ; result is positive		Instructions in Indexed Literal Offset
Z N	= 0 = 0		Mode" for details.
Example 2:	SUBLW 02h	Words:	1
Before Instruc	tion	Cycles:	1
W	= 02h = ?	Q Cycle Activity:	
After Instruction		Q1	Q2 Q3 Q4
W C	= 00h = 1 ; result is zero	Decode	Read Process Write to register 'f' Data destination
Ž N	= 1		
	•	<u>Example 1</u> : Before Instru	SUBWF REG, 1, 0
Example 3:	SUBLW 02h	REG	= 3
Before Instruc W	etion = 03h	W C	= 2 = ?
C	= ?	After Instructi	ion = 1
After Instruction	= FFh ; (2's complement)	REG W	= 2
C Z	= 0 ; result is negative = 0	C Z	= 1 ; result is positive = 0
N	= 1	N	= 0
		Example 2:	SUBWF REG, 0, 0
		Before Instru REG	ction = 2
		W	= 2 = ?
		After Instructi	•
		REG W	= 2 = 0
		С	= 1 ; result is zero
		Z N	= 1 = 0
		Example 3:	SUBWF REG, 1, 0
		Before Instru	
		REG W	= 1 = 2
		C After Instructi	= ?

After Instruction

REG =

W =

C =

Z =

N =

FFh ;(2's complement)
2
0 ; result is negative
0
1

SUBWFB	Subtract	W from f with	Borrow	SW	APF	Swap f		
Syntax:	SUBWFB	f {,d {,a}}		Synt	ax:	SWAPF f	{,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$d \in [0,1]$	
Operation:	Operation: $(f) - (W) - (\overline{C}) \rightarrow \text{dest}$ Status Affected: N, OV, C, DC, Z		Ope	ration:	(f<3:0>) →	dest<7:4>,		
Status Affected: N, OV, C, DC, Z  Encoding: 0101 10da fffff ffff				(f<7:4>) →	dest<3:0>			
ŭ		l		Statı	us Affected:	None		
Description:	(borrow) from ment method stored in W stored back If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enablin Indexed mode wher Section 24 Bit-Oriente	and the CARR om register 'f' (2 od). If 'd' is '0', t '. If 'd' is '1', the c in register 'f' (6 he Access Ban he BSR is used (default). Ind the extended this instruction of the cover f ≤ 95 (5F2.3 "Byte-Oried Instructions set Mode" for cost of the cover of the	ested and		oding: cription:	The upper a 'f' are exchais placed in relif 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enablin Indexed I mode when Section 24 Bit-Oriente	and lower nible anged. If 'd' is W. If 'd' is '1' we he Access Bahe BSR is used (default). In the extended, this instruction of \$1.2.3 "Byte-Ord Instruction of the Instruction of the Instruction of the extended of the ext	ault).  Ink is selected.  Ink
Words:	1						set Mode" for	details.
Cycles:	1			Wor		1		
Q Cycle Activity:				Cycl	es:	1		
Q1	Q2	Q3	Q4	QC	cycle Activity:			
Decode	Read	Process	Write to		Q1	Q2	Q3	Q4
	register 'f'	Data	destination		Decode	Read register 'f'	Process Data	Write to destination
Example 1:  Before Instruc	SUBWFB	REG, 1, 0				register i	Dala	destination
REG	= 19h	(0001 100		Fxar	mple:	SWAPF F	REG, 1, 0	
W C	= 0Dh = 1	(0000 110	1)		Before Instruc		, _, .	
After Instruction	on				REG	= 53h		
REG W	= 0Ch = 0Dh	(0000 101 (0000 110			After Instruction	on		
С	= 1	(0000 110	_,		REG	= 35h		
Z N	= 0 = 0	; result is po	sitive					
Example 2:	SUBWFB	REG, 0, 0						
Before Instruc REG W C	= 1Bh = 1Ah = 0	(0001 101 (0001 101						
After Instruction REG W C	on = 1Bh = 00h = 1	(0001 101	1)					
Z N	= 1 = 0	; result is ze	ro					
Example 3:	SUBWFB	REG, 1, 0						
Before Instruc REG W C	etion = 03h = 0Eh = 1	(0000 001 (0000 110						
After Instruction REG	on = F5h = 0Eh	(1111 010 ; <b>[2's comp]</b> (0000 110						
C Z N	= 0 = 0 = 1	; result is ne						

### TBLRD Table Read

Syntax: TBLRD ( \*; \*+; \*-; +\*)

Operands: None

Operation: if TBLRD \*,

 $(Prog Mem (TBLPTR)) \rightarrow TABLAT;$ 

TBLPTR - No Change;

if TBLRD \*+,

 $(\mathsf{Prog}\;\mathsf{Mem}\;(\mathsf{TBLPTR}))\to\mathsf{TABLAT};$ 

(TBLPTR) + 1  $\rightarrow$  TBLPTR;

if TBLRD \*-,

(Prog Mem (TBLPTR)) → TABLAT;

 $(TBLPTR) - 1 \rightarrow TBLPTR;$ 

if TBLRD +\*,

(TBLPTR) + 1  $\rightarrow$  TBLPTR;

 $(\mathsf{Prog}\;\mathsf{Mem}\;(\mathsf{TBLPTR})) \to \mathsf{TABLAT};$ 

Status Affected: None

Encoding:

0000	0000	0000	10nn	
			nn=0	*
			=1	*+
			=2	* _
			=3	+*

Description:

This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table

Pointer (TBLPTR) is used.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR

has a 2-Mbyte address range.

TBLPTR[0] = 0: Least Significant Byte

of Program Memory Word

TBLPTR[0] = 1: Most Significant Byte

of Program Memory

Word

The TBLRD instruction can modify the value of TBLPTR as follows:

no change

post-increment

· post-decrement

pre-increment

Words: 1
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

### TBLRD Table Read (Continued)

Example1: TBLRD \*

Before Instruction

TABLAT = 55h TBLPTR = 00A356h MEMORY (00A356h) = 34h

After Instruction

TABLAT = 34h TBLPTR = 00A357h

Example2: TBLRD +\*;

Before Instruction

TABLAT = AAh TBLPTR = 01A357h MEMORY (01A357h) = 12h MEMORY (01A358h) = 34h

After Instruction

TABLAT = 34h TBLPTR = 01A358h

TBLWT	Table Write					
Syntax:	TBLWT (*	; *+; *-; +*	')			
Operands:	None	None				
Operation:	None  if TBLWT*,  (TABLAT) → Holding Register;  TBLPTR – No Change;  if TBLWT*+,  (TABLAT) → Holding Register;  (TBLPTR) + 1 → TBLPTR;  if TBLWT*-,  (TABLAT) → Holding Register;  (TBLPTR) – 1 → TBLPTR;  if TBLWT+*,  (TBLPTR) + 1 → TBLPTR;  if TBLWT+*,  (TBLPTR) + 1 → TBLPTR;  (TABLAT) → Holding Register;					
Status Affected:	None					
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*		
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access.  TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows:  • no change • post-increment • post-decrement					
Words:	<ul><li>pre-incr</li><li>1</li></ul>					
Cycles:	2					
Q Cycle Activity:						
	Q1	Q2	Q3	Q4		

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)

TBLWT	Table Write	(Cor	ntinued)
Example1:	TBLWT *+;		
Before Inst	ruction		
TABLA TBLP	••	=	55h 00A356h
	356h)	=	FFh
After Instru	ctions (table write	e com	pletion)
TABLA	AT TA	=	55h
TBLP		=	00A357h
	ING REGISTER 356h)	=	55h
Example 2:	TBLWT +*;		
Before Inst	ruction		
TABLA	AT .	=	34h
TBLP <sup>-</sup>		=	01389Ah
(013	ING REGISTER 89Ah) ING REGISTER	=	FFh
	89Bh)	=	FFh
After Instru	ction (table write	comp	letion)
TABLA		=	34h
TBLP		=	01389Bh
(013	ING REGISTER 89Ah) ING REGISTER	=	FFh
	89Bh)	=	34h

# TSTFSZ Test f, skip if 0 Syntax: TSTFSZ f {,a}

Operands:  $0 \le f \le 255$ 

 $a \in [0,1]$ skip if f = 0

Status Affected: None

Encoding: 0110

Operation:

Description: If 'f' = 0, the next instruction fetched during the current instruction execution

is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

011a

ffff

ffff

GPR bank (default). If 'a' is 'o' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f  $\leq$  95 (5Fh). See Section 24.2.3 "Byte-Oriented and

Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1(2)

Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE TSTFSZ CNT, 1

NZERO :

Before Instruction

PC = Address (HERE)

After Instruction

If CNT = 00h,

PC = Address (ZERO)
If CNT ≠ 00h,
PC = Address (NZERO)

XORLW	<b>Exclusive OR literal with W</b>
-------	------------------------------------

Syntax: XORLW k

Operands:  $0 \le k \le 255$ Operation: (W) .XOR.  $k \to W$ Status Affected: N, Z

Encoding: 0000 1010 kkkk kkkk

Description: The contents of W are XORed with the 8-bit literal 'k'. The result is placed

in W.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: XORLW 0AFh

Before Instruction

W = B5h

After Instruction

W = 1Ah

### XORWF Exclusive OR W with f

Syntax: XORWF f {,d {,a}}

Operands:  $0 \le f \le 255$ 

 $d \in [0,1]$  $a \in [0,1]$ 

Operation: (W) .XOR. (f)  $\rightarrow$  dest

Status Affected: N, Z

Description:

Encoding: 0001 10da ffff ffff

Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back

in the register 'f' (default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is 'o' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f  $\leq$  95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

**Literal Offset Mode**" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: XORWF REG, 1, 0

Before Instruction

REG = AFh W = B5h

After Instruction

REG = 1AhW = B5h

Note:

### 24.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2420/2520/4420/4520 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions,  ${\tt ADDFSR}$  and  ${\tt SUBFSR}$ , each have an additional special instantiation for using FSR2. These versions ( ${\tt ADDULNK}$  and  ${\tt SUBULNK}$ ) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- · function pointer invocation
- · software stack pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 24-3. Detailed descriptions are provided in **Section 24.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 24-1 (page 268) apply to both the standard and extended PIC18 instruction sets.

The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

### 24.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM™ Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

Mnemonic,		Description	Cycles	16-Bit Instruction Word		Status		
Operai	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	$z_s$ , $f_d$	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0zzz	zzzz	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	$z_s, z_d$	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	1zzz	zzzz	None
		z <sub>d</sub> (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

© 2004 Microchip Technology Inc. Preliminary DS39631A-page 309

### 24.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Lite	eral to F	SR			
Synta	Syntax: ADDFSR f, k						
Oper	ands:		$0 \le k \le 63$ $f \in [0, 1, 2]$				
Oper	ation:	FSR(f) +	$k \to FSR($	f)			
Statu	s Affected:	None					
Enco	oding:	1110	1000	ffk	k	kkkk	
Desc	eription:	The 6-bit contents					
Word	ds:	1					
Cycles:		1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k'	Proce Data		V	Vrite to FSR	

Example: ADDFSR 2, 23h

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 0422h

ADDULNK Add Literal to FSR2 and Return						
Syntax:	ADDULN	K k				
Operands:	$0 \le k \le 63$					
Operation:	$FSR2 + k \to FSR2,$					
	$(TOS) \to$	PC				
Status Affected:	None					
Encoding:	1110	1000	11kk	kkkk		
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.  The instruction takes two cycles to execute; a NOP is performed during the second cycle.  This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.					
Words:	1					
Cycles:	2					

### Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		literal 'k'	Data	FSR
	No	No	No	No
	Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction

FSR2 = 03FFh PC = 0100h

After Instruction

FSR2 = 0422h PC = (TOS)

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

#### **CALLW Subroutine Call Using WREG**

Syntax: **CALLW** 

Operands: None  $(PC + 2) \rightarrow TOS,$ Operation:

 $(W) \to PCL,$  $(PCLATH) \rightarrow PCH$ ,  $(\mathsf{PCLATU}) \to \mathsf{PCU}$ 

Status Affected: None

Encoding: 0000 0000 0001 0100

First, the return address (PC + 2) is Description pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the

contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.

Words: 1 2 Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	PUSH PC to	No
	WREG	stack	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CALLW

Before Instruction

PC address (HERE)

10h 00h PČLATU 06h After Instruction

PC TOS 001006h

address (HERE + 2)

PCLATU = 00h 06h

#### **MOVSF** Move Indexed to f

Syntax: MOVSF [z<sub>s</sub>], f<sub>d</sub> Operands:  $0 \le z_s \le 127$  $0 \le f_d \le 4095$ 

 $((\text{FSR2}) + z_{\text{s}}) \rightarrow f_{\text{d}}$ Operation:

Status Affected: None

Encoding: 1st word (source) 2nd word (destin.)

1110	1011	0zzz	zzzz <sub>s</sub>
1111	ffff	ffff	ffff <sub>d</sub>
			u

The contents of the source register are Description: moved to destination register 'f<sub>d</sub>'. The actual address of the source register is determined by adding the 7-bit literal offset 'zs' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal

'f<sub>d</sub>' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).

The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the

value returned will be 00h.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVSF [05h], REG2

Before Instruction

FSR2 80h = Contents of 85h REG2 11h

After Instruction FSR2 =

80h Contents of 85h 33h RFG2 33h

### MOVSS Move Indexed to Indexed

Syntax: MOVSS  $[z_s]$ ,  $[z_d]$ Operands:  $0 \le z_s \le 127$  $0 \le z_d \le 127$ 

Operation:  $((FSR2) + z_S) \rightarrow ((FSR2) + z_d)$ 

Status Affected: Non

Encoding: 1st word (source) 2nd word (dest.) Description

1110	1011	1zzz	ZZZZS
1111	xxxx	XZZZ	zzzz <sub>d</sub>

The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the

7-bit literal offsets ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space

(000h to FFFh).

The  ${\tt MOVSS}$  instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example: MOVSS [05h], [06h]

Before Instruction

FSR2 = 80h Contents of 85h = 33h Contents of 86h = 11h

After Instruction

FSR2 = 80h Contents of 85h = 33h Contents of 86h = 33h

### PUSHL Store Literal at FSR2, Decrement FSR2

Syntax: PUSHL k
Operands:  $0 \le k \le 255$ Operation:  $k \to (FSR2)$ ,

 $FSR2 - 1 \rightarrow FSR2$ 

Status Affected: None

Encoding: 1111 1010 kkkk kkkk

Description: The 8-bit literal 'k' is written to the data

memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values

onto a software stack.

Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read 'k'	Process	Write to
		data	destination

Example: PUSHL 08h

Before Instruction

FSR2H:FSR2L = 01ECh Memory (01ECh) = 00h

After Instruction

FSR2H:FSR2L = 01EBh Memory (01ECh) = 08h

### SUBFSR Subtract Literal from FSR

Syntax: SUBFSR f, k  $0 \le k \le 63$   $f \in [0, 1, 2]$ 

Operation:  $FSR(f)-k \to FSRf$ 

Status Affected: None

Encoding: 1110 1001 ffkk kkkk

Description: The 6-bit literal 'k' is subtracted from

the contents of the FSR specified by 'f'.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: SUBFSR 2, 23h

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 03DCh

SUBULNK	Subtract Literal from FSR2 and Return	
SUBULNK	Subtract Literal from FSR2 and Return	

Syntax: SUBULNK k
Operands:  $0 \le k \le 63$ 

Operation:  $FSR2 - k \rightarrow FSR2$ 

 $(TOS) \rightarrow PC$ 

Status Affected: None

**Encoding**: 1110 1001 11kk kkkk

Description: The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to

execute; a  $\mathtt{NOP}$  is performed during the second cycle.

This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary

'11'); it operates only on FSR2.

Words: 1
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
No	No	No	No
Operation	Operation	Operation	Operation

Example: SUBULNK 23h

Before Instruction

FSR2 = 03FFh PC = 0100h

After Instruction

FSR2 = 03DChPC = (TOS)

# 24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

**Note:** Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 5.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the stack pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

# 24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing.

# 24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2420/2520/4420/4520, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF ADD W to Indexed

(Indexed Literal Offset mode)

Syntax: ADDWF  $[k] \{,d\}$ 

 $0 \le k \le 95$  $d \in [0,1]$ 

Operation: (W) + ((FSR2) + k)  $\rightarrow$  dest

Status Affected: N, OV, C, DC, Z

Encoding: 0010 01d0 kkkk kkkk

Description: The contents of W are added to the

contents of the register indicated by

FSR2, offset by the value 'k'.

If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in

register 'f' (default).

Words: 1
Cycles: 1

Q Cycle Activity:

Operands:

Q1 Q2 Q3 Q4

Decode Read 'k' Process Write to Data destination

Example: ADDWF [OFST] , 0

Before Instruction

W = 17h
OFST = 2Ch
FSR2 = 0A00h
Contents
of 0A2Ch = 20h

After Instruction

W = 37h Contents of 0A2Ch = 20h BSF Bit Set Indexed (Indexed Literal Offset mode)

Syntax: BSF [k], b

 $0 \le f \le 95$  $0 \le b \le 7$ 

Operation:  $1 \rightarrow ((FSR2) + k) < b >$ 

Status Affected: None

Encoding: 1000 bbb0 kkkk kkkk

Description: Bit 'b' of the register indicated by FSR2,

offset by the value 'k', is set.

Words: 1
Cycles: 1

Q Cycle Activity:

Operands:

Q1 Q2 Q3 Q4

| Decode | Read | Process | Write to register 'f' | Data | destination

Example: BSF [FLAG\_OFST], 7

Before Instruction

FLAG\_OFST = 0Ah FSR2 = 0A00h Contents of 0A0Ah = 55h

After Instruction

Contents of 0A0Ah = D5h

SETF Set Indexed (Indexed Literal Offset mode)

Syntax: SETF [k] Operands:  $0 \le k \le 95$ 

Operation: FFh  $\rightarrow$  ((FSR2) + k)

Status Affected: None

Encoding: 0110 1000 kkkk kkkk

Description: The contents of the register indicated by FSR2, offset by 'k', are set to FFh.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1 Q2 Q3 Q4

Decode Read 'k' Process Write
Data register

Example: SETF [OFST]

Before Instruction

OFST = 2Ch
FSR2 = 0A00h
Contents
of 0A2Ch = 00h
After Instruction

Contents

of 0A2Ch = FFh

# 24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F2420/2520/4420/4520 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.