

Hua-Hsi Tseng

曾華璽









Outline

- Introduction to interrupt
- Interrupt in PIC18F4520
- Implementation in C
- Lab



Interrupt in PIC18F4520 Implementation in C Lab






- What is "Interrupt" ?
 - An event that requires the CPU to stop normal process execution and perform some service.
 - Usually generated by hardware (although they can be initiated by software).
 - Often indicate that an event has occurred that needs an urgent response.
 - Interrupts may occur at any time.

- □ Before we have interrupts, the technique we used is:
 - Busy Waiting.(Polling)
 - A process repeatedly checks to see if a condition is true.
- But now we use interrupts.

In systems programming, an interrupt is a signal to the processor <u>emitted</u> by <u>hardware</u> or <u>software</u> indicating an event that <u>needs</u> immediate attention.


-Wikipedia, the savior of teaching assistants







- When an interrupt occurs, the processor:
 - A. The global interrupt enable bit is cleared to disable further interrupts.
 - B. If interrupt priority feature is enabled, high priority interrupt sources can interrupt a low priority interrupt. IPEN bit (RCON<7>).
 - C. The return address is pushed onto the stack and the PC is loaded with the interrupt vector address. (0008h or 0018h).
 - D. The interrupt flag bits must be cleared in software before reenabling interrupts to avoid recursive interrupts.
 - E. The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used)



THANKS FOR YOUR LISTENING...





Interrupt in PIC18F4520

Implementation in C Lab





Interrupt in PIC18F4520

- In general, interrupt sources have three bits to control their operation. They are:
 - Flag bit to indicate that an interrupt event occurred.
 - Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set.
 - Priority bit to select high priority or low priority
- There are ten registers which are used to control interrupt operation. These registers are:
 - RCON
 - INTCON, INTCON2, INTCON3
 - PIR1, PIR2 (for the peripheral interrupts.)
 - PIE1, PIE2 (enable bits for the peripheral interrupts.)
 - IPR1, IPR2 (priority bits for the peripheral interrupts.)



RCON REGISTER

REGISTER 9-10: RCON REGISTER

	R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽¹⁾	R/W-0
	IPEN	SBOREN	_	RI	TO	PD	POR	BOR
•	bit 7	_	_					bit 0

bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16XXX Compatibility mode)

INTCON REGISTER

REGISTER 9-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7 GIE/GIEH: Global Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked interrupts
- o = Disables all interrupts

When IPEN = 1:

- 1 = Enables all high priority interrupts
- o = Disables all interrupts
- bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked peripheral interrupts
- o = Disables all peripheral interrupts

When IPEN = 1:

- 1 = Enables all low priority peripheral interrupts
- Disables all low priority peripheral interrupts
- bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit
 - 1 = Enables the TMR0 overflow interrupt
 - o = Disables the TMR0 overflow interrupt
- bit 4 INT0IE: INT0 External Interrupt Enable bit
 - 1 = Enables the INT0 external interrupt
 - o = Disables the INTO external interrupt
- bit 3 RBIE: RB Port Change Interrupt Enable bit
 - 1 = Enables the RB port change interrupt
 - o = Disables the RB port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
 - 1 = TMR0 register has overflowed (must be cleared in software)
 - o = TMR0 register did not overflow
- bit 1 INT0IF: INT0 External Interrupt Flag bit
 - 1 = The INTO external interrupt occurred (must be cleared in software)
 - o = The INTO external interrupt did not occur
- bit 0 RBIF: RB Port Change Interrupt Flag bit
 - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 - o = None of the RB7:RB4 pins have changed state

Note: A mismatch condition will continue to set this bit. Reading PORTB will end the





INTCON2 REGISTER

REGISTER 3-2. INTOUNZ REGISTER	REGISTER 9-	2: INT	CON2	REGISTER
--------------------------------	--------------------	--------	------	----------

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7							bit 0

- bit 7 RBPU: PORTB Pull-up Enable bit
 - 1 = All PORTB pull-ups are disabled
 - 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 INTEDG0: External Interrupt 0 Edge Select bit
 - 1 = Interrupt on rising edge
 - o = Interrupt on falling edge
- bit 5 INTEDG1: External Interrupt 1 Edge Select bit
 - 1 = Interrupt on rising edge
 - o = Interrupt on falling edge
- bit 4 INTEDG2: External Interrupt 2 Edge Select bit
 - 1 = Interrupt on rising edge
 - o = Interrupt on falling edge
- bit 3 Unimplemented: Read as '0'
- bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority
- bit 1 Unimplemented: Read as '0'
- bit 0 RBIP: RB Port Change Interrupt Priority bit
 - 1 = High priority
 - o = Low priority



Interrupt service routine(ISR)

- During interrupts, the return PC address is saved on the stack.
- Additionally, the WREG, Status and BSR registers are saved on the fast return stack.

org

Main:

0x0020



Interrupt service routine(ISR)

If a fast return from interrupt is not used, the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
; W TEMP is in virtual bank
MOVWF
          W TEMP
                                          ; STATUS TEMP located anywhere
         STATUS, STATUS TEMP
MOVFF
         BSR, BSR TEMP
                                          ; BSR TMEP located anywhere
MOVFF
; USER ISR CODE
MOVFF
         BSR TEMP, BSR
                                          ; Restore BSR
         W TEMP, W
                                           ; Restore WREG
MOVE
          STATUS TEMP, STATUS
MOVFF
                                           ; Restore STATUS
```



Try it

□ 1. 觀察Lab7,加入movlw #20並將中斷點設在ISR內並仔細看WREG的變化,特別是在離開ISR後。

□ 2. 修改Lab7的程式碼從

• org 0x0008

bra Hi_ISRs

□ 更改成如下:

◆ org 0x0008

call Hi_ISRs,FAST

□ 程式執行的順序將如何跳動?為什麼會那樣跳?

Introduction to interrupt **Interrupt in PIC18F4520**

Implementation in C

Lab





Implementation in C

- Configuration Bits setting:
 - In MPLABXIDE >> Window >> PIC Memory Views >> Configuration Bits

```
#pragma config OSC = INTIO67 // Oscillator Selection bits (Internal oscillator block, port function on RA6 and RA7)

// CONFIG2H

#pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))

// CONFIG3H

#pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)

#pragma config MCLRE = ON // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

// CONFIG4L

#pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
```



Implementation in C

Main function: (Timer interrupt example next week.)

Interrupt function:

參考資料

- □ PIC18F4520 datasheet
 - http://ww1.microchip.com/downloads/en/devicedoc/39631a.pd
 f
- Microchip 教材 102ASP Example code
 - http://www.microchip.com.tw/Data_CD/Workshop/8-Bits/102ASP%20PIC18F452.zip
- How do I write interrupt routines in XC8?
 - http://microchipdeveloper.com/faq:31