## 計算機結構 HW2 b08901019 吳冠緯

```
Test function of multiplication...
Multiplication task correct
Test function of division...
Division task correct
Test function of AND...
AND task correct
Test function of OR...
OR task correct
- Success!! You passed the simulation -
```

Register Name		 Type		Width		Bus		MB		AR		AS		SR	l	SS	l	ST	=
shreg_reg alu_in_reg state_reg counter_reg	     	Flip-flop Flip-flop Flip-flop Flip-flop	i	64 32 3 5		Y Y Y		N N N	     	Y Y Y	     	N N N		N N N		N N N	   	N N N	
Presto compilation completed successfully. Current design is now '/home/raid7_2/userb08/b08019/1101_CA_HW2/ALU.db:ALU' Loaded 1 design. Current design is 'ALU'.														=					