

#### Hi3861 V100 / Hi3861L V100 eFUSE

## **User Guide**

Issue 01

Date 2020-04-30

#### Copyright © HiSilicon (Shanghai) Technologies Co., Ltd. 2020. All rights reserved.

No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon (Shanghai) Technologies Co., Ltd.

#### **Trademarks and Permissions**

All other trademarks and trade names mentioned in this document are the property of their respective holders.

#### **Notice**

The purchased products, services and features are stipulated by the contract made between HiSilicon and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

## HiSilicon (Shanghai) Technologies Co., Ltd.

Address: New R&D Center, 49 Wuhe Road,

Bantian, Longgang District, Shenzhen 518129 P. R. China

Website: <a href="https://www.hisilicon.com/en/">https://www.hisilicon.com/en/</a>

Email: <u>support@hisilicon.com</u>

## **About This Document**

## **Purpose**

This document describes the structure of the eFUSE controller of Hi3861 V100 and Hi3861L V100 and the API usage.

#### **Related Versions**

The following table lists the product versions related to this document.

Product Name	Version
Hi3861	V100
Hi3861L	V100

## **Intended Audience**

This document is intended for:

- Technical support engineers
- Software development engineers

## **Symbol Conventions**

The following table describes the symbols that may be found in this document.

Symbol	Description
⚠ DANGER	Indicates a hazard with a high level of risk which, if not avoided, will result in death or serious injury.
<b>↑</b> WARNING	Indicates a hazard with a medium level of risk which, if not avoided, could result in death or serious injury.

Symbol	Description
<b>⚠</b> CAUTION	Indicates a hazard with a low level of risk which, if not avoided, could result in minor or moderate injury.
NOTICE	Indicates a potentially hazardous situation which, if not avoided, could result in equipment damage, data loss, performance deterioration, or unanticipated results.  NOTICE is used to address practices not related to personal injury.
□ NОТЕ	Supplements the important information in the main text.  NOTE is used to address information not related to personal injury, equipment damage, and environment deterioration.

## **Change History**

Issue	Date	Change Description
01	2020-04-3 0	This issue is the first official release.  • Table 2-1 is updated.
00B02	2020-02-1	<ul> <li>Table 2-1 is updated.</li> <li>Table 3-1 is updated.</li> <li>Enumerated eFUSE parameter field IDs in 3.1 API Description are updated.</li> </ul>
00B01	2020-01-1 5	This issue is the first draft release.

## **Contents**

About This Document	
1 Introduction	1
2 Function Description	2
2.1 Structure	
2.2 Burning	12
2.3 Reading	13
2.4 Burning Locking	14
3 API Usage Guide	16
3.1 API Description	16
3.2 Development Procedure	22
3.3 Code Sample	22

## 1 Introduction

The eFUSE is a programmable storage unit. Because it can be programmed only once, it is mainly used to store the chip ID, key, or other one-time data. Hi3861 provides a 2 KB eFUSE space (bit[2047:0]). The eFUSE space is divided into multiple parameter fields based on the usage. You can program each bit of each field and lock the programming of each field using a lock bit with the control of the software.

#### **NOTICE**

As a one-time programmable storage unit, the eFUSE bit cannot be restored to **0** once it is burnt to **1**.

#### **□** NOTE

For details about the eFUSE registers mentioned in this document, see the *Hi3861 V100/Hi3861 V100/Hi3881 V100 Wi-Fi Chip Data Sheet*.

# **2** Function Description

- 2.1 Structure
- 2.2 Burning
- 2.3 Reading
- 2.4 Burning Locking

#### 2.1 Structure

The eFUSE consists of 94 fields, including:

- 51 system parameter fields
- 2 customer parameter fields
- 41 lock bits

The bit width of each parameter field is different. **Table 2-1** describes the attributes such as the field name and bit width of each parameter.

Table 2-1 Description of eFUSE parameter fields

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
chip_id	bit[7 :0]	8	PG0	1	0	Chip ID, including the chip model and flash vendor
die_id	bit[1 99:8 ]	192	PG1	1	0	Die ID, including the manufacturer and production date


Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
pmu_fuse1	bit[2 09:2 00]	10	PG2	1	0	For internal use
pmu_fuse2	bit[2 19:2 10]	10	PG2	1	0	For internal use
flash_encpt _cnt[7:6]	bit[2 21:2 20]	2	PG3 6	1	1	Firmware encryption/ decryption count 4, used for flash encryption, and automatically updated by HiBurn
flash_encpt _cnt[9:8]	bit[2 23:2 22]	2	PG3 7	1	1	Firmware encryption/ decryption count 5, used for flash encryption, and automatically updated by HiBurn
flash_encpt _cnt[11:10]	bit[2 25:2 24]	2	PG3 8	1	1	Firmware encryption/ decryption count 6, used for flash encryption, and automatically updated by HiBurn
secure_boo t	bit[2 33:2 26]	8	PG3 9	1	1	Secure boot flag. 0x42 indicates non-secure boot, and other values indicate secure boot.
deep_sleep _flag	bit[2 34]	1	PG4 0	1	1	Deep sleep flag upon a verification failure. After 1 is written, if the FlashBoot verification has failed for six times, the chip enters the deep sleep state. By default, the chip is restarted due to verification failure.
PG36	bit[2 35]	1	-	1	1	PG36. Setting this bit to 1 locks the flash_encpt_cnt[7:6] field.

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
PG37	bit[2 36]	1	-	1	1	PG37. Setting this bit to 1 locks the flash_encpt_cnt[9:8] field.
PG38	bit[2 37]	1	-	1	1	PG38. Setting this bit to 1 locks the flash_encpt_cnt[11:10] field.
PG39	bit[2 38]	1	-	1	1	PG39. Setting this bit to 1 locks the <b>secure_boot</b> field.
PG40	bit[2 39]	1	-	1	1	PG40. Setting this bit to 1 locks the deep_sleep_flag field.
root_pubke y	bit[4 95:2 40]	256	PG3	1	1	Hash value of the root public key, which is used for secure boot
root_key	bit[7 51:4 96]	256	PG4	0	1	Root key, which is used for firmware encryption or HUKS
customer_r svd0	bit[1 007: 752]	256	PG5	1	1	Reserved for the user
subkey_cat	bit[1 039: 1008 ]	32	PG6	1	1	Level-2 key, which is used for secure boot
encrypt_fla g	bit[1 047: 1040 ]	8	PG7	1	1	Encryption flag of the flashboot and loaderboot code segment. The value <b>0x42</b> indicates that the code segment is not encrypted, and other values indicate that the code segment is encrypted. The flag is used for secure boot.

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
rsim	bit[1 071: 1048 ]	24	PG7	1	1	Level-2 key revocation identifier, which is used for secure boot
start_type	bit[1 072]	1	PG2	1	0	For internal use
jtm	bit[1 073]	1	PG8	1	1	JTAG mask. Setting this bit to <b>1</b> masks the JTAG function.
utm0	bit[1 074]	1	PG9	1	1	UARTO mask. Setting this bit to <b>1</b> masks the UARTO function.
utm1	bit[1 075]	1	PG1 0	1	1	UART1 mask. Setting this bit to <b>1</b> masks the UART1 function.
utm2	bit[1 076]	1	PG1 1	1	1	UART2 mask. Setting this bit to <b>1</b> masks the UART2 function.
sdc	bit[1 077]	1	PG1 2	1	0	For internal use
rsvd0	bit[1 078]	1	PG1	1	1	Reserved
kdf2ecc_hu k_disable	bit[1 079]	1	PG3 5	1	0	For internal use
SSS_corner	bit[1 081: 1080 ]	2	PG1 4	1	0	For internal use

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
uart_halt_i nterval	bit[1 083: 1082 ]	2	PG1 5	1	1	Interval time for waiting for HiBurn connection during boot. The shorter the time, the faster the boot. The values 0–3 correspond to 32 ms, 1 ms, 2 ms, and 16 ms respectively. If the interval is shortened to 1 ms or 2 ms, the interval for sending packets on HiBurn must be changed to 2 ms, which reduces the HiBurn connection success rate.
ts_trim	bit[1 087: 1084 ]	4	PG2	1	0	For internal use
chip_id2	bit[1 095: 1088 ]	8	PG1 6	1	0	Chip ID backup
ipv4_mac_a ddr	bit[1 143: 1096 ]	48	PG1 7	1	1	IPv4 MAC address
ipv6_mac_a ddr	bit[1 271: 1144 ]	128	PG1 7	1	1	IPv6 MAC address
pa2gccka0_ trim0	bit[1 303: 1272 ]	32	PG1 8	1	1	802.11b core 0, power trimming factor, round 1
pa2gccka1_ trim0	bit[1 335: 1304 ]	32	PG1 8	1	1	802.11b core 0, power trimming factor, round 1

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
nvram_pa2 ga0_trim0	bit[1 367: 1336 ]	32	PG1 9	1	1	802.11g 20 MHz, power trimming factor, round 1
nvram_pa2 ga1_trim0	bit[1 399: 1368 ]	32	PG1 9	1	1	802.11g 20 MHz, power trimming factor, round 1
pa2gccka0_ trim1	bit[1 431: 1400 ]	32	PG2 0	1	1	802.11b core 0, power trimming factor, round 2
pa2gccka1_ trim1	bit[1 463: 1432 ]	32	PG2 0	1	1	802.11b core 0, power trimming factor, round 2
nvram_pa2 ga0_trim1	bit[1 495: 1464 ]	32	PG2 1	1	1	802.11g 20 MHz, power trimming factor, round 2
nvram_pa2 ga1_trim1	bit[1 527: 1496 ]	32	PG2 1	1	1	802.11g 20 MHz, power trimming factor, round 2
pa2gccka0_ trim2	bit[1 559: 1528 ]	32	PG2 2	1	1	802.11b core 0, power trimming factor, round 3
pa2gccka1_ trim2	bit[1 591: 1560 ]	32	PG2 2	1	1	802.11b core 0, power trimming factor, round 3
nvram_pa2 ga0_trim2	bit[1 623: 1592 ]	32	PG2 3	1	1	802.11g 20 MHz, power trimming factor, round 3
nvram_pa2 ga1_trim2	bit[1 655: 1624 ]	32	PG2 3	1	1	802.11g 20 MHz, power trimming factor, round 3



Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
tee_boot_v er	bit[1 671: 1656 ]	16	PG2 4	1	1*	TEE boot version, which is updated during program burning or upgrade in secure boot mode
tee_firmwa re_ver	bit[1 719: 1672 ]	48	PG2 5	1	1*	TEE firmware version, which is updated during program burning or upgrade in secure boot mode
tee_salt	bit[1 847: 1720 ]	128	PG2 6	1*	1*	TEE salt value, which is automatically written by the HUKS software
flash_encpt _cnt[1:0]	bit[1 849: 1848 ]	2	PG2 7	1	1	Firmware encryption/ decryption count 1, used for flash encryption, and automatically updated by HiBurn
flash_encpt _cnt[3:2]	bit[1 851: 1850 ]	2	PG2 8	1	1	Firmware encryption/ decryption count 2, used for flash encryption, and automatically updated by HiBurn
flash_encpt _cnt[5:4]	bit[1 853: 1852 ]	2	PG2 9	1	1	Firmware encryption/ decryption count 3, used for flash encryption, and automatically updated by HiBurn
flash_encpt _cfg	bit[1 854]	1	PG3 0	1	1	Firmware encryption/ decryption control bit. When this bit is set to 1, the flash encryption function is enabled.
flash_scra mble_en	bit[1 855]	1	PG3 1	1	1	Flash data scrambling enable
user_flash_i nd	bit[1 865: 1856 ]	10	PG3 1	1	1	Salt for flash data scrambling

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
rf_pdbuffer _gcal	bit[1 883: 1866 ]	18	PG3 2	1	0	For internal use
customer_r svd1	bit[1 947: 1884 ]	64	PG3 3	1	1	Reserved for the user
die_id2	bit[2 011: 1948 ]	64	PG3 4	1	0	Die ID 2
PG0	bit[2 012]	1	-	1	0	PG0. Setting this bit to <b>1</b> locks the <b>chip_id</b> field.
PG1	bit[2 013]	1	-	1	0	PG1. Setting this bit to <b>1</b> locks the <b>die_id</b> field.
PG2	bit[2 014]	1	-	1	0	PG2. Setting this bit to 1 locks the pmu_fuse1, pmu_fuse2, start_type, and ts_trim fields.
PG3	bit[2 015]	1	-	1	1	PG3. Setting this bit to 1 locks the <b>root_pubkey</b> field.
PG4	bit[2 016]	1	-	1	1	PG4. Setting this bit to 1 locks the <b>root_key</b> field.
PG5	bit[2 017]	1	-	1	1	PG5. Setting this bit to 1 locks the <b>customer_rsvd0</b> field.
PG6	bit[2 018]	1	-	1	1	PG6. Setting this bit to 1 locks the <b>subkey_cat</b> field.
PG7	bit[2 019]	1	-	1	1	PG7. Setting this bit to 1 locks the encrypt_flag and rsim fields.
PG8	bit[2 020]	1	-	1	1	PG8. Setting this bit to <b>1</b> locks the <b>jtm</b> field.
PG9	bit[2 021]	1	-	1	1	PG9. Setting this bit to 1 locks the <b>utm0</b> field.

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
PG10	bit[2 022]	1	-	1	1	PG10. Setting this bit to 1 locks the <b>utm1</b> field.
PG11	bit[2 023]	1	-	1	1	PG11. Setting this bit to <b>1</b> locks the <b>utm2</b> field.
PG12	bit[2 024]	1	-	1	0	PG12. Setting this bit to <b>1</b> locks the <b>sdc</b> field.
PG13	bit[2 025]	1	-	1	1	PG13. Setting this bit to <b>1</b> locks the <b>rsvd0</b> field.
PG14	bit[2 026]	1	-	1	0	PG14. Setting this bit to 1 locks the SSS_corner field.
PG15	bit[2 027]	1	-	1	1	PG15. Setting this bit to 1 locks the uart_halt_interval field.
PG16	bit[2 028]	1	-	1	0	PG16. Setting this bit to 1 locks the <b>chip_id2</b> field.
PG17	bit[2 029]	1	-	1	1	PG17. Setting this bit to 1 locks the ipv4_mac_addr and ipv6_mac_addr fields.
PG18	bit[2 030]	1	-	1	1	PG18. Setting this bit to 1 locks the pa2gccka0_trim0 and pa2gccka1_trim0 fields.
PG19	bit[2 031]	1	-	1	1	PG19. Setting this bit to 1 locks the nvram_pa2ga0_trim0 and nvram_pa2ga1_trim0 fields.
PG20	bit[2 032]	1	-	1	1	PG20. Setting this bit to 1 locks the pa2gccka0_trim1 and pa2gccka1_trim1 fields.

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
PG21	bit[2 033]	1	-	1	1	PG21. Setting this bit to 1 locks the nvram_pa2ga0_trim1 and nvram_pa2ga1_trim1 fields.
PG22	bit[2 034]	1	-	1	1	PG22. Setting this bit to 1 locks the pa2gccka0_trim2 and pa2gccka2_trim2 fields.
PG23	bit[2 035]	1	-	1	1	PG23. Setting this bit to 1 locks the nvram_pa2ga0_trim2 and nvram_pa2ga1_trim2 fields.
PG24	bit[2 036]	1	-	1	1*	PG24. Setting this bit to 1 locks the <b>tee_boot_ver</b> field.
PG25	bit[2 037]	1	-	1	1*	PG25. Setting this bit to 1 locks the tee_firmware_ver field.
PG26	bit[2 038]	1	-	1	1*	PG26. Setting this bit to 1 locks the <b>tee_salt</b> field.
PG27	bit[2 039]	1	-	1	1	PG27. Setting this bit to 1 locks the flash_encpt_cnt[1:0] field.
PG28	bit[2 040]	1	-	1	1	PG28. Setting this bit to 1 locks the flash_encpt_cnt[3:2] field.
PG29	bit[2 041]	1	-	1	1	PG29. Setting this bit to 1 locks the flash_encpt_cnt[5:4] field.
PG30	bit[2 042]	1	-	1	1	PG30. Setting this bit to 1 locks the <b>flash_encpt_cfg</b> field.

Parameter	Bit Fiel d	Bit Width	Loc k Bit	Read able by Soft ware	Writa ble by Softw are	Description
PG31	bit[2 043]	1	-	1	1	PG31. Setting this bit to 1 locks the flash_scramble_en and user_flash_ind fields.
PG32	bit[2 044]	1	-	1	0	PG32. Setting this bit to 1 locks the rf_pdbuffer_gcal field.
PG33	bit[2 045]	1	-	1	1	PG33. Setting this bit to 1 locks the <b>customer_rsvd1</b> field.
PG34	bit[2 046]	1	-	1	0	PG34. Setting this bit to <b>1</b> locks the <b>die_id2</b> field.
PG35	bit[2 047]	1	-	1	0	PG35. Setting this bit to 1 locks the kdf2ecc_huk_disable field.

## 2.2 Burning

The software burns the eFUSE bit[2047:0] by controlling the eFUSE register. Before burning, all data in the eFUSE is **0**. After burning, the bit unit corresponding to the programming address is changed to **1**.

The **Writable by Software** attribute in **Table 2-1** describes whether the eFUSE fields can be burnt by software. The values are as follows:

- **0**: The fields cannot be burnt by software.
- 1: The fields can be burnt by software.
- 1\*: The corresponding eFUSE field can be burnt by software only when the nmi\_int\_flag interrupt is triggered. Otherwise, the addresses of bit[1847:1656] and bit[2038:2036] cannot be programmed by software. If the address programming is started when the software cannot burn the fields, the controller does not perform programming and an error is reported.

The software burning process is as follows:

- Step 1 Read bit[4] of EFUSE\_CTRL\_ST to check whether the eFUSE is idle. If yes (read as 0), read bit[2] to check whether the eFUSE is powered on. If yes (read as 1), go to Step 2. Otherwise, wait until the eFUSE is powered on.
- **Step 2** Write bit[10:0] of **EFUSE\_PGM\_A** to set the address to be burnt.
- **Step 3** Write 1 to bit[0] of **EFUSE\_PGM\_EN** to enable the programming mode.

- **Step 4** Read bit[0] of **EFUSE\_PGM\_EN** to check whether the programming operation is complete. If yes (read as **0**), go to Step 3. Otherwise, wait until the programming operation is complete.
- Step 5 Read bit[5] of EFUSE\_CTRL\_ST to check whether the burning is successful. If EFUSE\_CTRL\_ST is read as 1, the burning fails. If EFUSE\_CTRL\_ST is read as 0 and bit[0] is read as 1, the burning is successful.

----End

#### NOTICE

After the preceding steps are complete, check the current burning address bit[10:0] of EFUSE\_PGM\_A. If the value is 0x73E or 0x73F, the current unlocked parameter field is flash\_scramble\_en or user\_flash\_ind, and the burning takes effect immediately. If the value is another unlocked parameter field, power off the eFUSE and then power it on again for the burning to take effect.

## 2.3 Reading

The **Readable by Software** attribute in **Table 2-2** indicates whether the eFUSE fields can be read by software. The values are as follows:

- **0**: The fields cannot be read by software.
- 1: The fields can be read by software.
- 1\*: The corresponding eFUSE field can be read by software only when the nmi\_int\_flag interrupt is triggered. Otherwise, the eFUSE field cannot be read by software.

#### **NOTICE**

If the eFUSE parameter field cannot be read, attempts to read an unreadable area return all zeros.

The software reads data as follows:

- Step 1 Read bit[4] of EFUSE\_CTRL\_ST to check whether the eFUSE is idle. If yes (read as 0), read bit[2] to check whether the eFUSE is powered on. If yes (read as 1), go to Step 2. Otherwise, wait until the eFUSE is powered on.
- **Step 2** Assign a value to bit[7:0] of **EFUSE\_RD\_A**. Each value corresponds to 8-bit data of the eFUSE. For details about the mapping, see **Table 2-2**.

**Table 2-2** Mapping between read addresses and eFUSE data

EFUSE_RD_A bit[7:0]	0x0	0x1	0x2		0xFF
eFUSE Data	bit[7:0]	bit[15:8]	bit[23:16]	•••••	bit[2047:2040]

- **Step 3** Write **1** to bit[0] of **EFUSE\_RD\_EN** to enter the data read mode and read 8-bit data each time.
- **Step 4** Read bit[0] of **EFUSE\_RD\_EN** to check whether the read mode is complete. If **EFUSE\_RD\_EN** is read as **0**, the read mode is complete. If bit[1] of **EFUSE\_CTRL\_ST** is read as **1** at the same time, the read is complete.
- **Step 5** Read bit[7:0] of **EFUSE\_RDATA** to obtain the required 8-bit data.

----End

#### 2.4 Burning Locking

The software locks a corresponding unlocked parameter field by setting the lock bit to 1. For details about the mapping, see the Lock Bit column in Table 2-1. The locked eFUSE field is not programmable by software. Attempts to program the locked address have no effect and an error is reported. For example, the lock bit corresponding to flash\_encpt\_cnt[7:6] is PG36. If the lock bit of PG36 is 1, flash\_encpt\_cnt[7:6] cannot be burnt. If a bit of flash\_encpt\_cnt[7:6] is 0 after being locked, the value of this bit is always 0 and cannot be changed.

#### **NOTICE**

The lock bit and unlock parameter field do not have a one-to-one mapping relationship. Some lock bits can lock multiple unlocked parameter fields, as shown in Table 2-1.

The process of burning locking by software is as follows:

- Step 1 Read bit[4] of EFUSE\_CTRL\_ST to check whether the eFUSE is idle. If yes (read as 0), read bit[2] to check whether the eFUSE is powered on. If yes (read as 1), go to Step 2. Otherwise, wait until the eFUSE is powered on.
- **Step 2** Write bit[10:0] of **EFUSE\_PGM\_A** to set the corresponding address. The address range of the lock bit is **0xEB-0xEF** and **0x7F0-0x7FF**.
- **Step 3** Write 1 to bit[0] of **EFUSE PGM EN** to enable the programming mode.
- **Step 4** Read bit[0] of **EFUSE\_PGM\_EN** to check whether the programming operation is complete. If yes (read as **0**), go to Step 3. Otherwise, wait until the programming operation is complete.
- **Step 5** Read bit[5] of **EFUSE\_CTRL\_ST** to check whether the burning by software is successful. If **EFUSE\_CTRL\_ST** is read as **1**, the burning fails. If **EFUSE\_CTRL\_ST** is read as **0** and bit[0] is read as **1**, the burning is successful.

----End

#### NOTICE

After the preceding steps are complete, check the current burning address bit[10:0] of EFUSE\_PGM\_A. If the value is 0x7FB, the current burning lock bit is PG31, and the lock takes effect immediately. If the burning lock bit is not PG31, you need to power off the eFUSE and then power it on again for the burning locking to take effect.

## 3 API Usage Guide

- 3.1 API Description
- 3.2 Development Procedure
- 3.3 Code Sample

## 3.1 API Description

Based on the preceding process, the eFUSE module provides two sets of software APIs:

- ID indexing mode: assigns IDs to the unlocked parameter fields and locked parameter fields respectively. (For the mapping between the software unlocked parameter field ID, locked parameter field ID, and eFUSE field, see Table 3-1.) The APIs are implemented by indexing the corresponding eFUSE field based on the ID. The following APIs are provided:
  - hi\_efuse\_get\_id\_size: Obtains the length (in bits) of an eFUSE field by field ID.
  - hi\_efuse\_read: Reads data from an eFUSE field by field ID.
  - hi\_efuse\_write: Writes data to an eFUSE field by field ID.
  - hi\_efuse\_lock: Locks an area in the eFUSE by using the lock ID. After the
    area is locked, data cannot no longer be written to it.
  - hi\_efuse\_get\_lockstat: Obtains the lock status of the eFUSE and queries which areas are locked.
- Start address mode: specifies the read/write mode of the start address of the eFUSE. This mode is mainly used for the user reserved area. The following APIs are provided:
  - hi\_efuse\_usr\_read: Reads the eFUSE from a specified start address.
  - hi\_efuse\_usr\_write: Writes the eFUSE into a specified start address.

Table 3-1 Mapping between eFUSE parameters and bit fields

Parameter	Unlocked Parameter Field ID	Lock Bit ID
chip_id	0	-
die_id	1	-
pmu_fuse1	2	-
pmu_fuse2	3	-
flash_encpt_cnt[7:6]	4	-
flash_encpt_cnt[9:8]	5	-
flash_encpt_cnt[11:10]	6	-
secure_boot	52	-
deep_sleep_flag	7	-
PG36	-	36
PG37	-	37
PG38	-	38
PG39	-	39
PG40	-	40
root_pubkey	8	-
root_key	9	-
rsvd0	10	-
subkey_cat	11	-
encrypt_flag	12	-
rsim	13	-
start_type	14	-
jtm	15	-
utm0	16	-
utm1	17	-
utm2	18	-
sdc	19	-
rsvd1	20	-
kdf2ecc_huk_disable	21	-
SSS_corner	22	-

Parameter	Unlocked Parameter Field ID	Lock Bit ID
uart_halt_interval	23	-
ts_trim	24	-
chip_id2	25	-
ipv4_mac_addr	26	-
ipv6_mac_addr	27	-
pa2gccka0_trim0	28	-
pa2gccka1_trim0	29	-
nvram_pa2ga0_trim0	30	-
nvram_pa2ga1_trim0	31	-
pa2gccka0_trim1	32	-
pa2gccka1_trim1	33	-
nvram_pa2ga0_trim1	34	-
nvram_pa2ga1_trim1	35	-
pa2gccka0_trim2	36	-
pa2gccka1_trim2	37	-
nvram_pa2ga0_trim2	38	-
nvram_pa2ga1_trim2	39	-
tee_boot_ver	40	-
tee_firmware_ver	41	-
tee_salt	42	-
flash_encpt_cnt[1:0]	43	-
flash_encpt_cnt[3:2]	44	-
flash_encpt_cnt[5:4]	45	-
flash_encpt_cfg	46	-
flash_scramble_en	47	-
user_flash_ind	48	-
rf_pdbuffer_gcal	49	-
customer_rsvd0	50	-
customer_rsvd1	51	-

Parameter	Unlocked Parameter Field ID	Lock Bit ID
PG0	-	0
PG1	-	1
PG2	-	2
PG3	-	3
PG4	-	4
PG5	-	5
PG6	-	6
PG7	-	7
PG8	-	8
PG9	-	9
PG10	-	10
PG11	-	11
PG12	-	12
PG13	-	13
PG14	-	14
PG15	-	15
PG16	-	16
PG17	-	17
PG18	-	18
PG19	-	19
PG20	-	20
PG21	-	21
PG22	-	22
PG23	-	23
PG24	-	24
PG25	-	25
PG26	-	26
PG27	-	27
PG28	-	28

Parameter	Unlocked Parameter Field ID	Lock Bit ID
PG29	-	29
PG30	-	30
PG31	-	31
PG32	-	32
PG33	-	33
PG34	-	34
PG35	-	35

#### Enumerated eFUSE parameter field IDs:

```
typedef enum {
HI_EFUSE_CHIP_RW_ID = 0,
HI_EFUSE_DIE_RW_ID = 1,
HI_EFUSE_PMU_FUSE1_RW_ID = 2,
HI_EFUSE_PMU_FUSE2_RW_ID = 3,
HI EFUSE FLASH ENCPY CNT3 RW ID = 4,
HI_EFUSE_FLASH_ENCPY_CNT4_RW_ID = 5,
HI_EFUSE_FLASH_ENCPY_CNT5_RW_ID = 6,
HI_EFUSE_DSLEEP_FLAG_RW_ID = 7,
HI_EFUSE_ROOT_PUBKEY_RW_ID = 8,
HI_EFUSE_ROOT_KEY_WO_ID = 9,
HI_EFUSE_CUSTOMER_RSVD0_RW_ID = 10,
HI_EFUSE_SUBKEY_CAT_RW_ID = 11,
HI_EFUSE_ENCRYPT_FLAG_RW_ID = 12,
HI_EFUSE_SUBKEY_RSIM_RW_ID = 13,
HI_EFUSE_START_TYPE_RW_ID = 14,
HI_EFUSE_JTM_RW_ID = 15,
HI_EFUSE_UTM0_RW_ID = 16,
HI_EFUSE_UTM1_RW_ID = 17,
HI EFUSE UTM2 RW ID = 18,
HI_EFUSE_SDC_RW_ID = 19,
HI_EFUSE_RSVD0_RW_ID = 20,
HI_EFUSE_KDF2ECC_HUK_DISABLE_RW_ID = 21,
HI_EFUSE_SSS_CORNER_RW_ID = 22,
HI_EFUSE_UART_HALT_INTERVAL_RW_ID = 23,
HI_EFUSE_TSENSOR_RIM_RW_ID = 24,
HI_EFUSE_CHIP_BK_RW_ID = 25
HI_EFUSE_IPV4_MAC_ADDR_RW_ID = 26,
HI_EFUSE_IPV6_MAC_ADDR_RW_ID = 27,
HI_EFUSE_PG2GCCKA0_TRIM0_RW_ID = 28,
HI_EFUSE_PG2GCCKA1_TRIM0_RW_ID = 29,
HI EFUSE NVRAM PA2GA0 TRIMO RW ID = 30,
HI EFUSE NVRAM PA2GA1 TRIMO RW ID = 31,
HI_EFUSE_PG2GCCKA0_TRIM1_RW_ID = 32,
HI_EFUSE_PG2GCCKA1_TRIM1_RW_ID = 33,
HI_EFUSE_NVRAM_PA2GA0_TRIM1_RW_ID = 34,
HI_EFUSE_NVRAM_PA2GA1_TRIM1_RW_ID = 35,
HI_EFUSE_PG2GCCKA0_TRIM2_RW_ID = 36,
HI_EFUSE_PG2GCCKA1_TRIM2_RW_ID = 37,
HI EFUSE NVRAM PA2GA0 TRIM2 RW ID = 38,
```

```
HI_EFUSE_NVRAM_PA2GA1_TRIM2_RW_ID = 39,
HI_EFUSE_TEE_BOOT_VER_RW_ID = 40,
HI_EFUSE_TEE_FIRMWARE_VER_RW_ID = 41,
HI_EFUSE_TEE_SALT_RW_ID = 42,
HI_EFUSE_FLASH_ENCPY_CNT0_RW_ID = 43,
HI_EFUSE_FLASH_ENCPY_CNT1_RW_ID = 44,
HI_EFUSE_FLASH_ENCPY_CNT2_RW_ID = 45,
HI_EFUSE_FLASH_ENCPY_CFG_RW_ID = 46,
HI_EFUSE_FLASH_SCRAMBLE_EN_RW_ID = 47,
HI EFUSE USER FLASH IND RW ID = 48,
HI_EFUSE_RF_PDBUFFER_GCAL_RW_ID = 49,
HI_EFUSE_CUSTOMER_RSVD1_RW_ID = 50,
HI_EFUSE_DIE_2_RW_ID = 51,
HI_EFUSE_SEC_BOOT_RW_ID = 52,
HI EFUSE IDX MAX,
} hi_efuse_idx;
```

#### Enumerated lock bit IDs:

```
typedef enum {
HI_EFUSE_LOCK_CHIP_ID = 0,
HI EFUSE LOCK DIE ID = 1,
HI_EFUSE_LOCK_PMU_FUSE1_FUSE2_START_TYPE_TSENSOR_ID = 2,
HI_EFUSE_LOCK_ROOT_PUBKEY_ID = 3,
HI_EFUSE_LOCK_ROOT_KEY_ID = 4,
HI_EFUSE_LOCK_CUSTOMER_RSVD0_ID = 5,
HI EFUSE LOCK SUBKEY CAT ID = 6.
HI EFUSE LOCK ENCRYPT RSIM ID = 7,
HI_EFUSE_LOCK_JTM_ID = 8,
HI_EFUSE_LOCK_UTM0_ID = 9,
HI_EFUSE_LOCK_UTM1_ID = 10,
HI_EFUSE_LOCK_UTM2_ID = 11,
HI_EFUSE_LOCK_SDC_ID = 12,
HI_EFUSE_LOCK_RSVD0_ID = 13,
HI_EFUSE_LOCK_SSS_CORNER_ID = 14,
HI_EFUSE_LOCK_UART_HALT_INTERVAL_ID = 15,
HI_EFUSE_LOCK_CHIP_BK_ID = 16,
HI_EFUSE_LOCK_IPV4_IPV6_MAC_ADDR_ID = 17,
HI_EFUSE_LOCK_PG2GCCKA0_PG2GCCKA1_TRIM0_ID = 18,
HI EFUSE LOCK NVRAM PA2GA0 PA2GA1 TRIM0 ID = 19,
HI_EFUSE_LOCK_PG2GCCKA0_PG2GCCKA1_TRIM1_ID = 20,
HI_EFUSE_LOCK_NVRAM_PA2GA0_PA2GA1_TRIM1_ID = 21,
HI_EFUSE_LOCK_PG2GCCKA0_PG2GCCKA1_TRIM2_ID = 22,
HI_EFUSE_LOCK_NVRAM_PA2GA0_PA2GA1_TRIM2_ID = 23,
HI_EFUSE_LOCK_TEE_BOOT_VER_ID = 24,
HI_EFUSE_LOCK_TEE_FIRMWARE_VER_ID = 25,
HI_EFUSE_LOCK_TEE_SALT_ID = 26,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT0_ID = 27,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT1_ID = 28,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT2_ID = 29,
HI_EFUSE_LOCK_FLASH_ENCPY_CFG_ID = 30,
HI_EFUSE_LOCK_FLASH_SCRAMBLE_EN_FLASH_IND_ID = 31,
HI_EFUSE_LOCK_RF_PDBUFFER_GCAL_ID = 32,
HI EFUSE LOCK CUSTOMER RSVD1 ID = 33,
HI_EFUSE_LOCK_DIE_2_ID = 34,
HI_EFUSE_LOCK_KDF2ECC_HUK_DISABLE_ID = 35,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT3_ID = 36,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT4_ID = 37,
HI_EFUSE_LOCK_FLASH_ENCPY_CNT5_ID = 38,
HI_EFUSE_LOCK_SEC_BOOT_ID = 39,
HI_EFUSE_LOCK_DSLEEP_FLAG_ID = 40,
```

HI\_EFUSE\_LOCK\_MAX,
} hi\_efuse\_lock\_id;

## 3.2 Development Procedure

The following uses the **customer\_rsvd0** parameter field as an example to describe how to use the software APIs in ID indexing mode:

- **Step 1** Write data to the eFUSE by calling **hi\_efuse\_write**.
- **Step 2** Read data from the eFUSE by calling **hi efuse read**.

#### **NOTICE**

When reading the eFUSE, ensure that the space for storing the read data is greater than or equal to the length of the data to be read.

**Step 3** Lock an area in the eFUSE by calling **hi\_efuse\_lock**. After the area is locked, data cannot be written to it.

----End

The following uses the **customer\_rsvd0** parameter field as an example to describe how to use the software APIs in start address mode:

- **Step 1** Write data to the eFUSE by calling **hi\_efuse\_usr\_write**.
- **Step 2** Read data from the eFUSE by calling **hi\_efuse\_usr\_read**.

#### **NOTICE**

- Only 8-bit data can be read from the eFUSE at a time by directly reading the
  address, as shown in Table 2-2. Therefore, when the hi\_efuse\_usr\_read API is
  called to read the eFUSE, the start address and read length need to be 8-bit
  aligned. The read data needs to be shifted accordingly. For example, if the input
  start address is 8-bit aligned and the number of bits to be read is 10, the data
  to be read can be obtained only after the read data is shifted rightwards by 6
  bits.
- When reading the eFUSE, ensure that the space for storing the read data is greater than or equal to the length of the data to be read.
- **Step 3** Call **hi\_efuse\_usr\_write** to set the burning lock bit to **1** to lock a certain area in the eFUSE. After the area is locked, data cannot be written to the area.

----End

### 3.3 Code Sample

Sample 1: The **customer\_rsvd0** field is read, written, and locked by ID.

#define EFUSE\_USR\_RW\_SAMPLE\_BUFF\_MAX\_LEN 2 /\* The length of customer\_rsvd0 of the eFUSE is 64 bits. Two 32-bit spaces are required for storing the read and write data. \*/

```
hi_void efuse_get_lock_stat(hi_void)
  hi u64 lock data;
  hi_efuse_get_lockstat(&lock_data);
  printf("lock_stat = 0x%08X ", (hi_u32)((lock_data >> 32) & 0xFFFFFFFF)); /* right shift 32bits
  printf("%08X\n", (hi_u32)(lock_data & 0xFFFFFFFF));
hi_u32 efuse_id_read(hi_void)
  hi u32 ret;
  hi_u32 read_data[EFUSE_USR_RW_SAMPLE_BUFF_MAX_LEN] = {0};
  hi_efuse_idx efuse_id = HI_EFUSE_CUSTOMER_RSVD0_RW_ID;
  ret = hi_efuse_read(efuse_id, (hi_u8 *)read_data, (hi_u8)sizeof(read_data));
  if (ret != HI_ERR_SUCCESS) {
     printf("Failed to read EFUSE at line%d! Err code = %X\n", __LINE__, ret);
     return ret;
  }
  printf("id_data = 0x%08X %08X\n", read_data[0], read_data[1]);
  return HI_ERR_SUCCESS;
hi_u32 efuse_id_write(hi_void)
  hi u32 ret;
  hi u32 write data[EFUSE USR RW SAMPLE BUFF MAX LEN] = {
     0x0,
  hi_efuse_idx efuse_id = HI_EFUSE_CUSTOMER_RSVD0_RW_ID;
  ret = efuse_id_read();
  if (ret != HI ERR SUCCESS) {
     return ret;
  ret = hi_efuse_write(efuse_id, (hi_u8 *)write_data);
  if (ret != HI_ERR_SUCCESS) {
     printf("Failed to write EFUSE!\n");
     return ret;
  }
  return HI_ERR_SUCCESS;
hi u32 efuse id lock(hi void)
  hi u32 ret;
  hi_efuse_lock_id lock_id = HI_EFUSE_LOCK_CUSTOMER_RSVD0_ID;
  efuse_get_lock_stat();
  ret = hi efuse lock(lock id);
  if (ret != HI ERR SUCCESS) {
     printf("Failed to lock EFUSE!\n");
     return ret;
  }
  efuse_get_lock_stat();
```

```
return HI_ERR_SUCCESS;
hi_u32 sample_id_efuse(hi_void)
  hi_u32 ret;
#ifdef EFUSE_WRITE_ENABLE
  ret = efuse id write();
  if (ret != HI_ERR_SUCCESS) {
     return ret;
  }
#endif
  ret = efuse_id_read();
  if (ret != HI ERR SUCCESS) {
     return ret;
#ifdef EFUSE_LOCK_ENABLE
  ret = efuse id lock();
  if (ret != HI ERR SUCCESS) {
     return ret;
  }
#endif
  return HI_ERR_SUCCESS;
```

Sample 2: The customer\_rsvd0 field is read, written, and locked by start address.

```
#define EFUSE_USR_RW_SAMPLE_BUFF_MAX_LEN 2 /* The length of customer_rsvd0 of the
eFUSE is 64 bits. Two 32-bit spaces are required for storing the read and write data. */
hi_void efuse_get_lock_stat(hi_void)
  hi u64 lock data;
  hi_efuse_get_lockstat(&lock_data);
  printf("lock_stat = 0x%08X ", (hi_u32)((lock_data >> 32) & 0xFFFFFFFF)); /* right shift 32bits
  printf("%08X\n", (hi_u32)(lock_data & 0xFFFFFFFF));
hi_u32 efuse_usr_read(hi_void)
  hi_u32 ret;
  hi_u32 read_data[EFUSE_USR_RW_SAMPLE_BUFF_MAX_LEN] = {0};
                              /* The offset address of customer rsvd0 is 0x75C. */
  hi u16 start bit = 0x75C;
  hi u16 rw bits = 64;
                              /* The length of customer_rsvd0 is 64 bits. */
  hi u16 align size;
  hi_u8 diff_head_read = 0;
                                /* The 8-bit-aligned address and length of customer_rsvd0 is 9
  hi_u8 tmp_data[9] = \{0\};
bytes (72 bits). */
  hi_u64 first_u64;
  hi u8 second u8;
  if ((start_bit & 0x7) != 0x0) {
     diff_head_read = start_bit % 8; /* Read the 8-bit-aligned start address. */
     start_bit = start_bit - diff_head_read;
     align size = rw bits + diff head read;
  }
```

```
if ((align_size & 0x7) != 0x0) {
     align_size = ((align_size >> 3) + 1) << 3; /* 3-bit offset: The read length is in the unit of 8
bits. */
  }
  ret = hi_efuse_usr_read(start_bit, align_size, (hi_u8 *)tmp_data);
  if (ret != HI_ERR_SUCCESS) {
     printf("Failed to read EFUSE at line%d! Err code = %X\n", __LINE__, ret);
     return ret;
  }
  first_u64 = *(hi_u64 *)&tmp_data[0];
  second_u8 = *(hi_u8 *)&tmp_data[8]; /* the last u8 bit */
  /* Discard the first u64 multi-read low bit (diff_head_read bit).*/
  first u64 = first u64 >> diff head read;
  /* Obtain the lower bits of the second char as the upper bits of the first u64 (diff head read
bit). */
  first_u64 = first_u64 | ((hi_u64)second_u8 << (64 - diff_head_read)); /* left shift (64 -
diff_head_read) bits leftwards */
  *(hi_u64 *)read_data = first_u64;
  printf("usr_data = 0x%08X %08X\n", read_data[0], read_data[1]);
  return HI_ERR_SUCCESS;
hi_u32 efuse_usr_write(hi_void)
  hi u32 ret;
  hi_u32 write_data[EFUSE_USR_RW_SAMPLE_BUFF_MAX_LEN] = {
     0x0,
     0x1,
  };
  hi u16 start bit = 0x75C;
                                /* The offset address of customer rsvd0 is 0x75C. */
  hi_u16 rw_bits = 64;
                               /* The length of customer_rsvd0 is 64 bits. */
  ret = efuse_usr_read();
  if (ret != HI_ERR_SUCCESS) {
     return ret;
  ret = hi_efuse_usr_write(start_bit, rw_bits, (hi_u8 *)write_data);
  if (ret != HI ERR SUCCESS) {
     printf("Failed to write EFUSE!\n");
     return ret;
  }
  return HI_ERR_SUCCESS;
hi_u32 efuse_usr_lock(hi_void)
  hi u32 ret:
  hi u8 lock data = 0x1;
  hi u16 lock start bit = 0x7FD; /* The lock offset address of customer rsvd0 is 0x7FD. */
  hi u16 lock bits = 1;
                             /* The lock length of customer rsvd0 is 1 bit. */
  efuse_get_lock_stat();
  ret = hi_efuse_usr_write(lock_start_bit, lock_bits, &lock_data);
  if (ret != HI_ERR_SUCCESS) {
```

```
printf("Failed to lock EFUSE!\n");
     return ret;
  }
  efuse_get_lock_stat();
  return HI_ERR_SUCCESS;
hi_u32 sample_usr_efuse(hi_void)
  hi_u32 ret;
#ifdef EFUSE_WRITE_ENABLE
  ret = efuse_usr_write();
  if (ret != HI_ERR_SUCCESS) {
     return ret;
  }
#endif
  ret = efuse_usr_read();
  if (ret != HI_ERR_SUCCESS) {
     return ret;
  }
#ifdef EFUSE_LOCK_ENABLE
  ret = efuse_usr_lock();
  if (ret != HI_ERR_SUCCESS) {
     return ret;
  }
#endif
  return HI_ERR_SUCCESS;
```