Intel® Advanced Vector Extension AVX-AVX512 Tech Discussion

Intel HPCS 2015 Team



Legal Disclaimers

(intel)

Optimization Notice

While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performat Intel recommends that you evaluate other compilers and libraries to determine which best meet your require striving to offer the best performance of any compiler or library; please let us know if you find we do not.


Agenda

- · Quick history!
- AVX feature discussion:
 - AVX overview vision and blueprint
 - SW: Programming Models & Tools
- Deep dive: AVX1/2/AVX512 ISA
- Getting Started with AVX512
 - Compiler and Tools
 - Methodology and Framework
 - Case Study American Options using Barone-Adsi Whaley
 - Summary




(intel)

Intel® Advanced Vector Extensions




chancinges to application software - Parallelism

Intel® Xeon® and Intel® Xeon Phi™ Product Families are parallel



More cores → More Threads → Wider vectors





AVX SW Tools

Servers and clients compute, media and throughput workloads performance is critically dependent on vectorization and parallelization

- Intel is leading the deployment of technologies to
- · Increase the amount of vectorized code
- Help you identify bottlenecks in your application · Target next generation CPU's before having silicon

http://whatif.intel.com

Industry-Leading Tools

- Intel® C/C++ Compilers. Industry leading Vector Programming
- Intel® Integrated Performance Primitives
- Intel® Math Kernel Library
- · Intel® Thread Building Blocks
- Intel® VTune Analyzer and
- Intel® Advisor XE

New Capabilities

Languages Extensions

- Intel Cilk Plus
- New Languages
- OpenCL:CPU in 2010, CPU+GPU in 2011.

New Libraries


Intel® Media SDK – HW Acceleration

New Analysis Tools

- Intel® Architecture Code Analyzer
- · Intel® Software Tuning Agent
- Intel® Software Development Emulator



Intel® AVX Technology



SNB-2011

HSW-2013

Future Processor (Knight Landing & Skylake Xeon)



AVX512 big picture

- AVX512F
 - 'Foundation' of architecture, required for any AVX512 implementation
 Many D/Q/SP/DP promotions from AVX2 with AAVX512 features
 Masking, 32 registers, embedded broadcast or rounding, 512-bit Vector Length

 - New instructions added to accelerate HPC workloads
 - Implementations add features to AVX512F "base"
 - "base" will grow as MIC/Xeon converge on features


Conflict Detect: instructions tailored for vectorizing loops with potential address AVX512CD conflicts Exponential and Reciprocal : 'wide' approximateion of Log (22 bits) and AVX512ER RCP/RSQRT (28 bits) AVX512PF Prefetch : Multi-address prefetch instructions using gather/scatter semantics AVX512DQ Additional D/Q/SP/DP instructions (converts, transcendental support, etc) AVX512BW 512-bit Byte/Word support (promotions from AVX2, some additions)

AVX512BL Vector Length Orthogonality: ability to operate on sub-512 vector sizes



(intel)

Xeon & Xeon Phi[™] New ISA: What Is Where?



AVX-512 features (I): More & Bigger Registers

- AVX: VADDPS YMM0, YMM3, [mem] Up to 16 AVX registers
 - 8 in 32-bit mode 256-bit width
 - 8 x FP32
 - 4 x FP64

- 16 x FP32

- 8 x FP64

- Up to 32 AVX registers - 8 in 32-bit mode - 512-bit width

But you need many more features to use all that real estate effectively.

A[i] = A[i] + B[i]; AVX-512: VADDPS ZMM0, ZMM24, [mem] float32 A[N], B[N]; for(i=0; i<16; i++) A[i] = A[i] + B[i];

float32 A[N], B[N];

for(i=0; i<8; i++)

AVX-512 Mask Registers

- 8 Mask registers of size 64-bits
 - k1-k7 can be used for predication
 - kO can be used as a destination or source for mask manipulation operations
- 4 different mask granularities. For instance, at 512b:
 - Packed Integer Byte use mask bits [63:0]
 VPADDB zmm1 {k1}, zmm2, zmm3
 - Packed Integer Word use mask bits [31:0] VPADDW zmm1 {k1}, zmm2, zm
 - Packed IEEE FP32 and Integer Dword use mask bits [15:0]
 - VADDPS zmm1 {k1}, zmm2, zmm3
 Packed IEEE FP64 and Integer Qword use mask bits [7:0]
 - VADDPD zmm1 {k1}, zmm2, zmm3

	VADI	OPD :	zmm1	{k1	}, zr	nm2,	zmm3	3	
zmm1	a7	a6	a5	a4	a3	a2	a1	a0	
zmm2	b7	b6	b5	b4	b3	b2	b1	b0	
zmm3	c7	c6	c5	c4	c3	c2	c1	c0	i
	₲	\oplus	\oplus			⊕		$\overline{\oplus}$	
k1	₽	ф	Œ	¢	¢	¢	俧	₲	
zmm1	b7+c7	a6	b5+c5	b4+c4	b3+c3	b2+c2	a1	a0	

			Vector Length)
		128	256	512
	Byte	16	32	64
	Word	8	16	32
element	Dw ord/SP	4	8	16
size	Qw ord/DP	2	4	8

for (I in vector length)

if (no_masking or mask[I]) {
 dest[I] = OP(src2, src3)

else
// dest[I] is preserved

(intel)

Why Separate Mask Registers?

- Don't waste away real vector registers for vector of booleans
- Separate control flow from data flow
- Operations on logical predicates consume less energy (separate functional unit)
 - Kand, kor, kxor, kandnot...
 - Kshift, kunpck...
- Tight encoding allows orthogonal operand
- Every instruction now has an extra mask operand



AVX-512 Features (II): Masking

- VADDPS ZMM0 {k1}, ZMM3, [mem]
 - Mask bits used to:
 - 1. Suppress individual elements read from memory
 - hence not signaling any memory fault
 - 2. Avoid actual independent operations within an instruction happening
 - and hence not signaling any FP fault
 - 3. Avoid the individual destination elements being updated,
 - or alternatively, force them to zero (zeroing)

Caveat: vector shuffles do no suppress memory fault Exceptions as mask refers to "output" not to "input"

(intel)

Why True Masking?

- Memory fault suppression
 - Vectorize code without touching memory that the correspondent scalar code would not touch
 - Typical examples are if-conditional statements or loop remainders
 - AVX is forced to use VMASKMOV* (risc)
- MXCSR flag updates and fault handlers
 - Avoid spurious floating-point exceptions without having to inject neutral data
- Zeroing/merging
 - Use zeroing to avoid false dependencies in 000 architecture
 - Use merging to avoid extra blends in ifthen-else clauses (predication) for great code density


float32 A[N], B[N], C[N]; for(i=0; i<16; i++) if(B[i] != 0) { A[i] = A[i] / B[i];A[i] = A[i] / C[i];

VMOVUPS zmm2, A VCMPPS k1, zmm0, B VDIVPS zmm1 {k1}{z}, zmm2, B KNOT k2, k1 VDIVPS zmm1 {k2}, zmm2, C VMOVUPS A, zmm1

(intel

Embedded Broadcasts and Masking Support

- VFMADD231PS zmm1, zmm2, C {1to16}
 - Scalars from memory are first class citizens
 - Broadcast one scalar from memory into all vector elements before operation
 - Memory fault suppression avoids fetching the scalar if no mask bit is set
- Other "tuples" supported
 - Memory only touched if at least one consumer lane needs the data
 - For instance, when broadcast a tuple of 4 elements, the semantics check for every element being really used
 - E.g.: element 1 checks for mask bits 1, 5, 9, 13, ...



VBROADCASTSS zmm1 {k1}, [rax]
VBROADCASTF64X2 zmm2 {k1}, [rax]
VBROADCASTF32X4 zmm3 {k1}, [rax]
VBROADCASTF32X8 zmm4, {k1}, [rax]

AVX-512 Features: Embedded Rounding Control & SAE (Suppress All Exceptions)

- Embedded Rounding Control:
 - MXCSR.RC can be overridden on all FP instructions
 VADDPS ZMM1 (k1), ZMM2, [mem] {1→16} (rne-sae)
 "Suspend All Exceptions"
 - - Always implied by using embedded RC
 NO MXCSR updates / exception reporting for <u>anv</u> lane
 Changes to RC without SAE via LDMXCSR
 - Not needed for most common case (truncating FP convert to int)
 - Only available for reg-reg mode and 512b operands
- · Main application:

 - Saving, modifying and restoring MXCSR is usually slow and cumbersome
 Being able to avoid suppressions and set the rounding-mode on a per instruction
 basis simplifies development of high performance math software sequences
 (math libs).
 - E.g.: avoid spurious overflow/underflow reporting in intermediate computations
 E.g.: make sure that RM=rne regardless of the contents of MXCSR





AVX-512 Features: Compressed Displacement

- VADDPS zmm1, zmm2, [rax+256]
 - Observation is that displacement in generated vector code is a multiple of the actual operand size
 - An obvious side effect of unrolling
 - Unfortunately, regular IA 8-bit displacement format have limited scope for 512-bit vector sizes (unrolling look-ahead of +/-2 at most)
 - So we would end up using 32-bit displacement formats too often
- AVX-512 disp8*N compressed displacement
 - AVX-512 implicitly encodes a 8-bit displacement as a multiple of the actual size of the memory operand

 - VADDPD zmm1 [k1], zmm2, [rax] memory size operand is 512bits
 VADDPD zmm1 [k1], zmm2, [rax] memory size operand is 128bits
 VADDPD zmm1 [k1], xmm2, [rax] [1toN] memory size operand is 64 bits
 - Assembler/compiler reverts to 32-bit displacement when the real displacement is not a multiple

(intel)


AVX-512 F: Common Xeon Phi (KNL) and Xeon (Future) Vector ISA Extension

AVX-512 Foundation is the common SIMD foundation for HPC software development First on KNL Planned on a future Xeon



AVX-512 F Designed for HPC

- Promotions of many AVX and AVX2 instructions to AVX-512
 - 32-bit and 64-bit floating-point instructions from AVX
 - Scalar and 512-bit
 - 32-bit and 64-bit integer instructions from AVX2
- · Many new instructions to speedup HPC workloads





Quadword Integer Arithmetic


Long int and packed pointer manipulation 64-bit integer trending towards becoming a first class citizen Removes the need for expensive SW emulation sequences

Note: VPMULQ and int64 <-> FP converts not in AVX-512 F

Instruction	Description
VPADDQ zmm1 {k1}, zmm2, zmm3	INT64 addition
VPSUBQ zmm1 {k1}, zmm2, zmm3	INT64 subtraction
<pre>VP{SRA,SRL,SLL}Q zmm1 {k1}, zmm2, imm8</pre>	INT64 shift (imm8)
VP{SRA,SRL,SLL}VQ zmm1 {k1}, zmm2, zmm3	INT64 shift (variable)
VP{MAX,MIN}Q zmm1 {k1}, zmm2, zmm3	INT64 max, min
<pre>VP{MAX,MIN}UQ zmm1 {k1}, zmm2, zmm3</pre>	UINT64 max, min
VPABSQ zmm1 {k1}, zmm2, zmm3	INT64 absolute value
VPMUL{DQ,UDQ} zmm1 {k1}, zmm2, zmm3	32x32 = 64 integer multiply





Math Support






New 2-Source Shuffles







Bit Manipulation

Basic bit manipulation operations on mask and vector operands

· Useful to manipulate mask registers


· Have uses in cryptography algorithms

Instruction	Description
KUNPCKBW k1, k2, k3	Interleave bytes in k2 and k3
KSHIFT{L,R}W k1, k2, imm8	Shift bits left/right using imm8
VPROR{D,Q} zmm1 {k1}, zmm2, imm8	Rotate bits right using imm8
$VPROL\{D,Q\} \ zmm1 \ \{k1\}, \ zmm2, \ imm8$	Rotate bits left using imm8
<pre>VPRORV{D,Q} zmm1 {k1}, zmm2, zmm3/mem</pre>	Rotate bits right w/ variable ctrl
VPROLV{D,Q} zmm1 {k1}, zmm2, zmm3/mem	Rotate bits left w/ variable ctrl



VPTERNLOG - Ternary Logic Instruction


- Mimics a FPGA cell
 - Take every bit of three sources to obtain a 3-bit index N
- Obtain Nth bit from imm8



AVX-512 CDI: Conflict Detection Instructions

Motivation for Conflict Detection

- Sparse computations are common in HPC, but hard to vectorize due to race conditions
- Consider the "histogram" problem:



- · Code above is wrong if any values within B[i] are duplicated
 - Only one update from the repeated index would be registered!
- A solution to the problem would be to avoid executing the sequence gather-op-scatter with vector of indexes that contain conflicts





Conflict Detection Instructions in AVX-512

- VPCONFLICT instruction detects elements with previous conflicts in a vector of indexes
 - Allows to generate a mask with a subset of elements that are guaranteed to be conflict free
 - The computation loop can be re-executed with the remaining elements until all the indexes have been operated upon






31



VPCONFLICT{D,Q}

- VPCONFLICT{D,Q} zmm1{k1}{z}, zmm2/B(mV)
 - For every element in ZMM2, compare it against everybody and generate a mask identifying the matches (but ignoring elements to the 'left' of the current one -i.e. "newer")
 - Store every mask in every element destination in ZMM1



intel

Optimized Algorithm

33



AVX-512 ERI & AVX-512 PRI: Xeon Phi Only

24



Xeon Phi Only Instructions

- Set of segment-specific instruction extensions
 - First appear on KNL
 - Will be supported in all future Xeon Phi processors
 - May or may not show up on a later Xeon processor
- Address two HPC customer requests
 - Ability to maximize memory bandwidth
 - Hardware prefetching is too restrictive
 - Conventional software prefetching results in instructions overhead
 - Competitive support for transcendental sequences
 - Mostly division and square root
 - Differentiating factor in HPC/TPT

KNL AVX512 additions

CPUID	Instructions	Description
P. I.	PREFETCHWT1	Prefetch cache line into the L2 cache with intent to write (RFO ring request)
AVX-512 PRI	VGATHERPF{D,Q}{0,1}PS	Prefetch vector of D/Qword indexes into the L1/L2 cache
Ş	VSCATTERPF{D,Q}{0,1}PS	Prefetch vector of D/Qword indexes into the L1/L2 cache with intent to write
ER	VEXP2{PS,PD}	Computes approximation of 2 ^x with maximum relative error of 2 ⁻²³
AVX-512	VRCP28{PS,PD}	Computes approximation of reciprocal with max relative error of $2^{\text{-}28}$
AX	VRSQRT28{PS,PD}	Computes approximation of reciprocal square root with max relative error of 2 ⁻²⁸

intel



35

KNL AVX512 additions

CPUID	Instructions	Motivation	
PRI	PREFETCHWT1	Reduce ring traffic in core-to-core data communication	
VGATHERPF{D,Q}{0,1}PS		Reduce overhead of software prefetching: dedicate side engine to prefetch sparse	
A X	VSCATTERPF{D,Q}{0,1}PS	structures while devoting the main CPU to pure raw flops	
н	VEXP2{PS,PD}	Speed-up key FSI workloads: Black- Scholes, Montecarlo	
VRCP28{PS,PD}	VRCP28{PS,PD}	Key building block to speed up most transcendental sequences (in particular,	
AVX-512	VRSQRT28{PS,PD}	division and square root): Increasing precision from 14=>28 allows to reduce one complete Newton-Raphson iteration	

37 (inte

Xeon (SKX) additions to AVX512F



Summary of AVX512 on KNL

- AVX-512 F: new 512-bit vector ISA extension
 - Common between Xeon (SKL) and Xeon Phi (KNL)
- AVX-512 CDI Conflict detection instructions
 - Improves autovectorization
 - On Xeon Phi first
- AVX-512 ERI & PRI
 - 28-bit transcendentals and new prefetch instructions
 - On Xeon Phi only

38




AVX512DQ

- Complete Qword support
 - VPMULLQ packed 64x64 → 64
 - Packed/Scalar converts of signed/unsigned to SP/DP
 - Arithmatic shift right
 - Etc
- Extend mask architecture to word and byte
 - Byte masks are natural for packed Qword operands
- Minor additions to transcendental support
- $\bullet \ \mathsf{Convert} \ \mathsf{AVX512} \ \mathsf{mask} \ \longleftrightarrow `\mathsf{SSE/AVX'} \ \mathsf{mask}$
- 'aggregate datatype' support
 - Broadcast/insert/extract complex singles etc

(intel

AVX512DQ: additional HPC focus



AVX512BW

- Full support for Byte/Word operations
 MMX/SSE2/AVX2 re-promoted to AVX512 semantics
- Mask operations extended to 32/64 bits
 - 32-bit mask refers to AVX512 'short' operands
 - 64-bit mask refers to AVX512 byte operands
- Loads/Stores/Broadcastsfor AVX512 semantics
- Permute architecture extended to words
 Vpermw, vpermi2w, vpermt2w
- New PSAD instruction,etc

42 (intel

AVX512BW: Byte and Word Support

AV512BW	AV512BW	AV512BW
VPBROADCAST{B,W}	KTEST{D,Q}	VPSHUFB, VPSHUF{H,L}W
VPSRLDQ, VPSLLDQ	KSHIFT{L,R}{D,Q}	$VP\{SRA,SRL,SLL\}\{,V\}\{W\}$
VP{SRL,SRA,SLL}{V}W	KUNPACK{WD,DQ}	VPUNPCK{H,L}{BW,WD}
VPMOV{WB,SWB, USWB}	KADD{D,Q}	
VPTESTM{B,W}	VPMOV{B2M,W2M,M2B,M2W}	
VPMADW	VPCMP{,EQ,GT}{B,W,UB,UW}	
VPTESTNM{B,W}	VP{ABS,AVG}{B,W}	
VDBPSADBW	VP{ADD,SUB}{,S,US}{B,W}	
VPERMW, VPERM{I,T}2W	VPALIGNR	
VMOVDQU{8,16}	VP{EXTR,INSR}{B,W}	
VPBLENDM{B,W}	VPMADD{UBSW,WD}	
{KAND,KANDN}{D,Q}	VP{MAX,MIN}{S,U}{B,W}	
{KOR,KXNOR,KXOR}{D,Q}	VPMOV{SX,ZX}BW	
KNOT{D,Q}	VPMUL{HRS,H,L}W	
KORTEST{D,Q}	VPSADBW	

AVX512VL: Vector Length Orthogonality

- Allow AVX512 instructions to operate on subvectors (lower 256/128 bits)
 - Eases code generation for mixed data types
 - Partial masks are functionally correct, why not use them?
 - VL is in static in opcode, provides information EARLY in pipeline
 - Clock gating of unneeded execution elements / buses
 Disabling RF read ports

 - Preventing 'false overlap/forwarding' from being detected in memory
 - Creating partial masks wastes instruction BW
- AVX512VL is NOT a "list of instructions"
 - "orthogonal feature' applying to "all" AVX512 instructions
 - obvious caveats when instruction has implicit 256/512 width

Not publically documented, name subject to change



AVX512VL: Down-promotions



Summary of SKX AVX512 Additions

- More Qword support
 - Packed converts, VPMULLQ etc
- Support for mixing AVX and AVX512 style masks - VPMOVM2*, VPMOV*2M
- All HLL datatypes at maximum SIMD width
 - No need for upconvert
 - # elements = VL / element_size
- VL aids mixing datatypes
 - VL = # elements * element_size
- VL specifies memory access sizes exactly
 - Masks provide this functionality 'architecturally'
 - Uarch optimized for 'static' knowledge



Getting Started with AVX512 -**Tools and Optimization** Methodology

Support in Intel® Compilers

Support starting in Intel® Compilers 16.0

- Later versions have more features/optimizations

Intel Skylake and Knights Landing Microarchitecture optimizations

Compiler options

- Q{a}x{CORE-AVX512, MIC-AVX512, COMMON-AVX512} on Windows' with Intel Compilers
- -{a}x{CORE-AVX512, MIC-AVX512, COMMON-AVX512} on Linux' with Intel Compilers
- -march=knl for gcc

Manual cpu dispatch

- "future cpu 22": For Knights Landing optimized code
- "future_cpu_23": For Intel Skylake optimized code
- "future cpu 30": For the common AVX51 ISA





Support in GCC and YASM Compilers

Support starting in NASM 2.11.08, binutils 2.25

Support starting in GCC 5.0:

- Compiler options: -mavx512f, -mavx512cd, -march=knl
- . To switch on all KNL NI: -march=knl
- All AVX-512 NI are supported through intrinsics and inline assembly
- Autovectorization/autogeneration utilize some of AVX-512 NI

Other Intel Tools

Intel® VTune® Amplifier 2016 Update 1

- http://software.intel.com/en-us/intel-vtune-amplifier-xe/ Intel® Math Kernel Library (Intel® MKL) 11.2.1
- http://software.intel.com/en-us/articles/intel-mkl/

Intel® Integrated Performance Primitives (Intel® IPP) 9.0

http://software.intel.com/en-us/articles/intel-ipp/

Intel® Software Development Emulator 7.21 http://www.intel.com/software/sde

Comprehensive support for Intel Skylake and Knights Landing Microarchitecture and Intel® AVX-512 across a broad set of software development tools





Optimization Tip: Compiler Optimization Report

Control the level of detail in the report generated:

- /Qopt-report[0|1|2|3] (Windows*)
- -opt-report[0|1|2|3] (Linux*, MacOS* X)

Select the places of interests:

- /Qopt-report-phase[:phase] (Windows*)
- -opt-report-phase[=phase] (Linux*, Mac OS* X)
 - ipo_in1 Interprocedural Optimization Inlining Report - ilo-Intermediate Language Scalar Optimization
 - hpo High Performance Optimization
 - hlo-High-level Optimization
 - all All optimizations (not recommended, output too verbose).

Save report output to file:

- /Qopt-report-file:[file] (Windows*)
- opt-report-file=[file] (Linux*, MacOS* X)





Optimization Tip: Floating Point Operations

The Floating Point (FP) Model: -fp-model (/fp:)

- · Choose the floating point semantics at coarse level
- Specify the compiler rules for value safety, expression valuation
- -fp-model
 - fast [=1] Allows value unsafe optimization
- fast =2 Allows additional approximation
 - Value safe optimization only
- source | double | extended imply "precise" unless overridden Intermediate result in expression evaluation
- strict precise + except + disable fma +
 don't assume default floating-point
 environment, output too verbose).

Denormalized Number and Flush-to-Zero

- Extends the lower range of IEEE Floating Point numbers
- · Skylake: moderate performance penalty; KNL: higher cost
- Use FTZ, DAZ if you create but don't handle denormals
 - Works for SSE/AVX/AVX2/AVX512; not available on X87



Optimization Tip: Floating Point Approximations

Reciprocal and Reciprocal of square root

- On KNL, RCP28PS, RSORT28PS, RCP28PD, RSORTPD give 24-bit SP, 28-bit DP
- On Skylake and KNL, vrcp14ps, vrsqrt14ps, vrcp14pd. Vrsqrt14pd, Gives 14-bit for SP and DP
 - Haswell has only 11-bit SP, vrcpps, vrsqrtps. It's a big improver
- Compile generates 14-bit versions, but 11-bit version in single precision still exist via intrinsics
- -no-prec-div and -no-prec-sqrt override the -fp-model settings Full divide is expensive and it is not pipelined x/y
 x*(1.0/y)

Base 2 Exponential Function

- KNL implements vexp2ps vexp2pd. Both give 23-bit accuracy
- On Skylake, call Intel vectorized libm, svml_exp2ps_ep()

For Exponential Function of other bases, convert to Base 2 (not e not 10)

- Base 2 always has performance advantage, because of table lookup implementation.
- For other bases, change the base to 2, using change of base formula.

Curious about AVX512 Instructions Use –S assembly listing options Name a listing file using -o filename

Optimization Tip: AVX512 vector Instruction Listing

us about the AVX512 Instruction Compiler Generated?


- Compiler knows sqrt() is used in denominator and then use rsqrt(x) instead of sqrt(x)
- Big core calls runtime library __svml_expf16_ep, KNL use vexp2ps instruction







What is Code Modernization



Re-architect and re-write code using multi-level parallelism to maximize the use of modern HW



Stepwise Optimization Framework

A collection of methodology and tools that enable the developers to express parallelism for Multicore and Manycore Computing

Objective: Turning unoptimized program into a scalable, vector parallel application on multicore and many-core architecture

Step 1: Leverage Optimized Tools, Library Don't Reinvent Wheels

Step 2: Scalar, Serial Optimization Avoid Redundancy

Step 3: Vectorization: Explore the Data locality Fill the SIMD Lanes

• Step 4: Parallelization: Minimize thread creation/sync. overhead

Step 5: Scale from Multicore to Many-core: Remove the huddles

Step 1: Leverage Optimized Tools, Library

Objective: Minimize the amount of development work, avoid reinventing the wheel

Use Optimizing Compiler

- Explore the optimization switches
- Feed the compiler with target information
- Let compiler do majority of the work
- Save Intrinsic for esoteric problems

Use Optimized Library

- Core Parallelism BLAS, LAPACK, FFT
- Video Audio Codec, DSP, etc

Intel Parallel Studio XE 2015

- Optimization switches accuracy selections
- Support Current and future processor
- Vector Programming Pragma, Cilk+

 Intrinsic and Vector extension Use Optimized Library

- OpenMP, Thread Building Blocks
- Intel MKL library
- Intel Performance Premitives







Step 2: Scalar, Serial Optimization

Objective: Optimize core computation logic, numerical recipes. Understand the scaling potential of your application

Two topics are most important in this stage

- Algorithmic and Language C
- Precision, Accuracy and Domain

Algorithmic Optimizations

Elevate constants out of the core loops - avoid unnecessary redundancy

- Compiler can do it, but it needs your cooperation
- · Group constants together

Avoid and replace expensive operations - Replace expensive operations with cheaper ones

- divide a constant can usually be replace by multiplying its reciprocal
- Don't call pow(a, b) when b is an small integer. 2, or 3

Strength reduction in hot loop -

- . Inductive approach is mathematically elegant, may computationally expensive
- Iterative approach can strength-reduce the operation involved





Understand C/C++ Type Conversion Rule

C/C++ implicit type conversion rule

- double is higher in the type hierarchy than float in C/C++
- A variables promotes to double if it operates with another double.
- 0 . 5*V*V will trigger a implicit conversion if V is a float
- double is at least 2X slower than float
- Type convert is very expensive. It is 6 cycles inside VPU engine

Avoid using floating point literals, Always type your constants

• Use const float HALF = 0.5f;

Choose the right runtime functions API calls

- sqrt(), exp(), log() requires double parameter
- sqrtf(), expf(), logf() takes float parameter

Floating Point Hardware Resources

Use Vector Processing Unit for floating point arithmetic operations

- X87 is a legacy unit that also executes FP Instructions
- Compiler –fp-model strict select x87 for FP operations
- VPU is preferred place because of SIMD parallelism and performance

Use X87 on restricted cases

- Reproduce the same results 15 years ago, right or wrong
- Generate FP exceptions for debugging purpose



FP Accuracy Mode and Domain Exclusion

Accuracy affects the performance of your program

- Choose the accuracy your problem requires
- · Higher accuracy has higher cost

Set accuracy for libraries

■ Intel MKL Accuracy Mode HA, LA, EP: API calls

Set accuracy for compiler generated expressions

- Intel® Compiler: Compiler switches
- -fimf_precision=low, high, medium -fimf_accuracy_bits=11

15: common exclusions

31: avoid all corner case

<n1> exclusive or of bit masks

• Exclude zero, infinities, nan and Extreme value for log, logf, /, sin

pay the price of detecting those value classes.

• Use -fimf-domain-exclusion=<n1>

Exclude those FP value class can speed up calculations

-fimf-domain-exclusion=23:log,logf,/,sin

Understand the Domain of Your Problem

Not all application operate differently for certain class of FP inputs, yet still



Intel® Threading Building Blocks

Intel® Cilk Plus™

OpenMP*

pthreads*



Array Notation: Intel® Cilk™ Plus

Compiler-based Vector Programming

Intel® Cilk Plus™ Elemental

C++ Vector Classes (F32vec16, F64vec8)

Vector intrinsics (mm_add_ps,

Step 3 Vector Programming

Objective: Explore the Data locality, Fill up the Vector Lanes


- SIMD Parallelism Require data alignment Convert the input from AOS to SOA
 - Memory declaration
 - attribute__((aligned(64)) float a; Memory allocation _mm_malloc(size, align)
- TBB:scalable_aligned_malloc(size, align)
- · Branch Breaks SIMD Execution
 - Conditional logic has to be masked at a cost
- Functional calls can be hazardous · Start Vector Programming with Com
 - Provide hints on Alignment, Aliases Data Dependency
- Use Intel® Advisor XE 2016



Step 4: Parallelization

Objective: Keep all the cores and threads busy, asynchronously

- Partition the work at high level
- Target Coarse granularity
- · Manage thread creation overhead
- · Minimize thread Synchronization
- Affinitize worker thread to processor threads
- Use Intel® Advisor XE 2016





Step 5: Scale from Multicore to Manycore

Objective: Scale the program to hundreds of threads, explore heterogeneity

Reduce the memory footprint to bare minimum

- Use registers and Caches wisely
- Reduce function call overhead Inlining
- Recalculate vs Going to memory gain

Improve Data Affinity

Memory allocation from the worker threads

Block the data for the size of cache/thread

- Improve Memory access efficiency
- Avoid cache thrashing

Case Study American Call Option Approximation

Algorithm Description

- Common analytical approach to option pricing
- Pricing American Call Option Using Approximation
 Efficient Analytic Approximation of American Option Values Journal of Finance June 1989 by Giovanni Barone-Adesi, Robert E. Whaley

- Start with Black-Scholes PDE, Decomposes the American call into
- the European call + the early exercise premium $C(S,T)=c(S,T)+\varepsilon_i(S,T)$ Fine the solution to the Non-linear equation using Newton-Raphson iteration $S_{i+1} = S_i + \frac{g()}{g'()}$

Original C/C++ Implementation:

- http://finance.bi.no/~bernt/gcc_prog/algoritms_v1/algoritms/node24.html

- S, X,T, b, are stream variables, σ, r are scalar constant
 Use C/C++ runtime random generator rand_r
- Measure the Performance measurement of the pricer only





American Call Option

Code Modernization - Methodology & Process

Objectives

- Tracking various optimization methodology
- Identify the best known methods of achieving various step's objectives

Optimization Methodology

- ✓ Scalar, Serial optimization
- √ Vectorization √ Parallelization

 Step 1: Leverage Optimized Tools, Library Don't Reinvent Wheels Step 2: Scalar, Serial Optimization Avoid Redundancy Step 3: Vectorization: Explore the Data locality Fill the SIMD Lanes • Step 4: Parallelization: Minimize thread creation/sync. overhead • Step 5: Scale from Multicore to Many-core: Remove the huddles



Code Modernization: Step 2: Scalar, Serial Optimization

Data type and algorithm Changes

- From double/float to float
 Changes to avoid C/C++ auto conversion
- Constants are explicitly typed.
 Function call are also typed expf() instead of exp()

Minimize function calls & function call overhead

- pow((nn-1), 2.0)
- cnd()-> erf(),
 All function are inlined (__forcedinline) Calculation of sub-expressions
 - Calculate 1/q2, 1/q2_inf

Compiler Invocation line

-xMIC_AVX512 -03 -ipo -qopt-reports -fimf-precision=low -fimf-domain-ex -no-prec-div -no-prec-sqrt

Performance Data was generated on Intel Haswell EP running at 14-core, 28-thread in dual socket






Code Modernization Step 3: Vector Programming

- From Step 2: Scalar, Serial optimized program Vector Programming using Pragma SIMD
- Add annotation to the scalar optimized routine
- Give scalar syntax a vector semantic
- Compiler generate the vector code

- #pragma SIMD leverage Scalar C/C++ syntax with higher productivity
 2.72X better than Scalar Serial Optimized version



Code Modernization Step 4: Parallelization

- Create a user-level thread for each processor thread

Strategy

- Create threads early, Use OpenMP 4.0
 Allocate memory populate data from the worker thread
- Divide the workload into equal amount for each thread
 Each thread works on its own previously vectorized loo

Methodology

- Use all available processor threads
- Set affinity mode scattered
- Each thread generate its own data
 Use parallel-section and for-section wisely

- 28 core 56 threads
- 30X over single thread vectorized version
- 170X cumulative performance improvement



//populate the data for each t Syrapus oup hateries Syrapus oup makers Syrapus ventor nontemporal (California) Syrapus ventor nontemporal (California) Syrapus ventor aliqued Sur (int uph = 5; uph < OphPerThread; op

Code Mordernization: Step 2 Scalar Serial

Summary

Converged vector ISA between Xeon and Xeon Phi

AVX512F is an interesting common subset that covers most of HPC needs

Targeted additions that deliver high value on Xeon Phi

High precision transcendental instructions and advanced prefetch support

More Complete AVX512 ISA on Xeon

- Support for all data types and vector lengths
- Additional HPC instructions

Significant tools support for AVX512 targeting both Xeon and Xeon Phi

- Compilers and library supports
- Code modernization can lead to significant performance gains from AVX512 and other modern features

