# Implementing a New CPU Architecture for Ghidra

@guedou

BeeRump



# Why?

#### Toshiba FlashAir W-03





Toshiba MeP-c4


# My MeP & FlashAir Tools

cea-sec/miasm - MeP architecture in miasm assembly, disassembly, emulation

guedou/r2m2 - miasm plugin for radare2 graphical interface, emulation, tools

guedou/flashre - tools to reverse FlashAir cards dump, telnet, fake updates...

```
[0x0]
(fcn) fcn.00000000 36
  fcn.00000000 (int32_t arg_ffffffffch);
; arg int32_t arg_fffffffch @ sp+0xfffffffc
LDC R0, LP
ADD SP, -4
SW R12, (SP)
LW R12, (SP)
SW R12, (SP)
LW R10, (SP)
BNE R10, R11, 0x1C; [oa]
```



# Missing Tool: a Decompiler aka output C instead of assembly

# Open Source Decompilers

many available

reko, snowman, r2dec, radeco, retdec...

architecture dependent

must describe some MeP specificities

# New Open-Source RE Tool



### developed by the NSA

revealed in the Vault7 leak

#### released in March 2019

https://github.com/NationalSecurityAgency/ghidra


### many features

disassembly, graphing, scripting, extensions, decompiling...





# Adding Toshiba MeP to GHIDRA - can your IDA do this?



4:03 PM - 7 Mar 2019



## **SLEIGH**

Ghidra Processor Specification Language

#### **SLEIGH?**

#### language derived from SLED

Specification Language for Encoding and Decoding architecture independent assembler & disassembler

### ease defining instructions decoding & semantics

data-flow & decompilation analysis semantics converted to Ghidra IR (aka P-CODE)

#### also a command-line tool

\$GHIDRA\_HOME/support/sleigh

### Mandatory Processor Structure

guedou/ghidra-processor-mep

```
$ tree Ghidra/Processors/MEP C4/
Ghidra/Processors/MEP C4/
    data
         languages
             mep_c4.cspec
             mep c4.ldefs
             mep_c4.pspec
             mep c4.sla
             mep c4.slaspec
    Module.manifest
2 directories, 6 files
```

# Language Definitions - mep\_c4.ldefs

```
<language definitions>
  <language processor="Toshiba MeP-c4"</pre>
            endian="little"
            size="32"
            variant="default"
            version="0.1"
            slafile="mep c4.sla"
            processorspec="<mark>mep_c4.pspec</mark>"
            id="MEP C4:LE:32:default">
    <description>Toshiba MeP-c4, little endian</description>
    <compiler name="default" spec="mep_c4.cspec" id="default"/>
  </language>
</language definitions>
```

# Processor Specification - mep\_c4.pspec

PC, symbols (Reset, NMI handlers...)

```
spec>
```

## Compiler Specification - mep\_c4.cspec

```
<compiler spec>
  <global>
    <range space="ram"/>
  </global>
  <stackpointer register="sp" space="ram"/>
  <default proto>
      ototype extrapop="0" stackshift="0" name=" stdcall">
      <input>
        <pentry minsize="1" maxsize="4">
          <register name="r1"/>
        </pentry>
      </input>
      <output>
        <pentry minsize="1" maxsize="4">
          <register name="r0"/>
        </pentry>
      </output>
    </prototype>
  </default proto>
```

# SLEIGH Specification File - mep\_c4.slaspec

#### compiled to mep\_c4.sla with sleigh

XML version of mep\_c4.slaspec with P-CODE

#### five important concepts

space - ram & register definition register - names & aliases token - instructions parts variables - names to registers bindings instruction - tokens composition & semantic

MeP-c4 16-bit MOV

```
# MOV Rn, Rm - 0000 nnnn mmmm 0000
define register offset=0 size=4 [ r0 r1 ];
define token instr(16)
  \frac{major}{} = (12, 15)
  \frac{rn}{r} = (8, 11)
  rm = (4, 7)
  \frac{\mathsf{minor}}{\mathsf{minor}} = (0, 3)
attach variables [ rn rm ] [ r0 r1 ];
mov rn, rm is major=0b0000 & rn & rm & minor=0b0000 {
  rn = rm;
```

MeP-c4 32-bit MOV (variant #1)

```
define token instr(16)
 major = (12, 15)
 rn = (8, 11)
 minor8 = (0, 7)
define token ext(16)
   \frac{1000}{100} = (0, 15)
:mov rn, imm16 is major=0b1100 & rn & minor8=0b00000001 ; imm16 {
 rn = imm16;
```

MeP-c4 32-bit MOV (variant #2)

```
# MOVU Rn[0-7], imm24 - 1101 Onnn IIII IIII iiii iiii iiii iiii
define token instr(16)
  major = (12, 15)
  rn = (8, 11)
  \overline{\text{minor}} = (0, 3)
define token ext(16)
    imm16 = (0, 15)
:movu rn, imm24 is major=0b1101 & rn & minor ; imm16 [ imm24 = minor + (imm16 << 8); ]</pre>
  rn = imm24;
```

MeP-c4 LW

```
# LW Rn,(Rm) - 0000_nnnn_mmmm_1110

:lw rn, "("^rm^")" is major=0b0000 & rn & rm & minor=0b1110 {
   rn = *[ram]:4 rm;
}
```

## Ghidra/Processors/MEP\_C4/data/patterns/\*.xml

#### ease detecting functions prologues & epilogues

```
<patternlist>
  <pattern>
    <data> 0x<mark>1a</mark> 0x<mark>70 ....0000 0x6f </data></mark>
    <!-- 1a70
                        LDC R0, LP
          f06f
                        ADD SP, -4
    -->
    <funcstart validcode="function" thunk="true"/>
  </pattern>
 </patternlist>
```

## Perspectives

#### PR for ghidra-mep

add missing instructions implement headless unit tests

#### automatically generate mep.sla from miasm?

convert miasm expressions to P-CODE?

#### References

**Ghidra Language Specification** 

<u>Specifying Representations of Machine Instructions</u>

The University of Queensland Binary Translator (UQBT) Framework

**Ghidra Processors** 

XML schemas

SLEIGH language grammar

# Questions? Beers?