Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

ARM Cortex-M Interrupt

Z. Gu

Fall 2025

Polling *vs* Interrupt

STM32L4 Discovery Kit




Polling:

You pick up the phone every few seconds to check whether you are getting a call.

Interrupt:

Do whatever you should do and pick up the phone when it rings.




```
// Polling method
while (1) {
    read_button_input;
    if (pushed)
        exit;
}


turn_on_LED;
```

```
// Interrupt method
interrupt_handler(){
  turn_on_LED;
  exit;
}
```

Memory Map of Cortex-M4




Data Memory




One Byte (8 bits)

Instruction Memory



One Byte (8 bits)

Interrupt Vector Table



Address of ISR 1


Interrupt Vector Table


Interrupt Number (8 bits)	Memory Address of ISR (32 bits)
1	Interrupt Service Routine for interrupt 1
2	Interrupt Service Routine for interrupt 2
3	Interrupt Service Routine for interrupt 3
4	Interrupt Service Routine for interrupt 4
5	Interrupt Service Routine for interrupt 5


When interrupt x is triggered, jump to the ISR for interrupt x. $(1 \le x \le 255)$


._____


Interrupt Vector Table














































































Suppose EXTI 3 arrives at this time instant.


DMA1_Channel2			EXTI3		
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	3	0	0	0	0
Pending Register	8	0	0	0	0
Priority Register	3	4	7	5	3






NVIC first performs stacking, and pushes 8 registers onto the stack. NVIC then forces the processor to execute ISR 9 for EXTI3.


DMA1_Channel2			EXTI3		
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	8	0	0	1	0
Pending Register	<u>(3)</u>	0	0	0	0
Priority Register	3	4	7	5	3






Suppose another interrupt (DMA 1 Channel 2) arrives, before ISR 9 completes. This new interrupt has higher urgency than the current interrupt being served, hence NVIC has to respond to the new coming interrupt.






Nested Interrupts: Example of Interrupt Preemption




the new coming interrupt.


XXXXXXX xPSR LR(r14) **r12 xPSR** PC(r15 LR(r14) r12 r3 r2 r1 r0



After ISR12 completes, NVIC performs unstacking, pops out eight registers from the stack, and recovers the running environment, for ISR 9.


DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	(0	0	0	0
Priority Register	3	4	7	5	3






NVIC continues execution of ISR 9.


DMA1_Channel2			EXTI3		
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	3	0	0	0	0
Priority Register	3	4	7	5	3






After ISR 9 completes, NVIC performs unstacking to recover the running environment of the user program. The user program then resumes its execution.

DMA1_Channel2			EXTI3		
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	(0	0	0	0
Pending Register	(0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Tail Chaining

- EXTI3 → ISR 9
- \rightarrow EXTI4 \rightarrow ISR 10
- Suppose EXTI4 has lower urgency than EXTI3.
 - EXTI4 has a higher numeric priority value than EXTI3.
 - If interrupt 4 EXTI4 arrives before the interrupt 3 EXTI3's handler completes, NVICC will continue the execution of the current ISR 9 for EXTI3. After it completes, unstacking and stacking are performed, before the new ISR 10 for EXTI4 starts.
- The middle unstacking and stacking are unnecessary in this example. Tail chaining is an optimization technique to reduce the interrupt latency.
 - Typically unstacking and stacking each takes 12 cycles.. However, tail chaining takes only 6 cycles.



12 cycles



References

- Lecture 9: Interrupts
 - https://www.youtube.com/watch?v=uFBNf7F3I60&list=PLRJhV4hUhlymmp5CCelFPyxbknsdcXCc8&index=9