### Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

#### **ARM Instruction References**

Z. Gu

Fall 2025

### Common ARM Instructions

Type of Instruction	ARM Assembly	Register Transfer Language Description
Memory Access (Load and Store)	LDR r4, Mem	[r4] ← [Mem] ; Mem is a global variable label
	STR r4, Mem	[Mem] ← [r4]
	LDR r4, [r3]	[r4] ← [[r3]]; register indirect
	STR r4, [r3, #4]	$[[r3] + 4] \leftarrow [r4]$ ; register indirect with offset
Move	MOV r4, r2	[r4] ← [r2]
	MOV r4,#10	[r4] ← 10;8-bit literal, can be shifted
Load Address	ADR r4, Mem	[r4] ← load address of label Mem
Arithmetic Instruction	ADD r4, r2, r3	[r4] ← [r2] + [r3]
	MUL r4, r2, r3	[r4] ← [r2] * [r3] (32-bit product)
	SUB r4, r2, r3	[r4] ← [r2] - [r3]
Compare (sets condition codes)	CMP r4, r2	
Conditional Branch	BGT LABEL (BGE, BLT, BLE, BEQ, BNE)	Branch to LABEL based on condition codes
Unconditional Branch	B LABELAlways Branch to LABEL	

Type of Instruction	ARM Assembly	Register Transfer Language Description
ARM Logical	AND r4, r2, r3	[r4] ← [r2] (bit-wise AND) [r3]
Instructions	AND r4, r2, #0xFF000000	[r4] ← [r2] (bit-wise AND) FF000000
	ORR r4, r2, r3	[r4] ← [r2] (bit-wise OR) [r3]
	EOR r4, r2, r3	[r4] ← [r2] (bit-wise XOR) [r3]
	BIC r4, r2, r3	$[r4] \leftarrow [r2]$ (bit-wise AND) (NOT $[r3]$ ) (clear bits set in $r3$ )
	MOVN r4, r2	[r4] ← (NOT) [r2] (Flip all bits)
ARM Shift and Rotate Instructions	MOV r4, r5, LSL #3	$r4 \leftarrow logical shift left r5 by 3 positions. (Shift in zeros)$
	MOV r4, r5, LSL r6	$r4 \leftarrow logical shift left r5 by the number of positions specified in register r6$
	MOV r4, r5, LSR #3	r4 ←logical shift right r5 by 3 positions. (Shift in zeros)
	MOV r4, r5, ASR #3	$r4 \leftarrow$ arithmetic shift right r5 by 3 positions. (Shift with sign-extend)
	MOV r4, r5, ROR #3	$r4 \leftarrow rotate \ right \ r5 \ by 3 \ positions. (Circulate shift)$
	AND r4, r5, r6, LSL #2	Shifts can operate on 3rd register operand of arithmetic or logical instruction, e.g., $r4 \leftarrow r5$ AND (logical shift left r6 by 8 positions)

### ARM Register Conventions (APCS-Application Procedure Call Standard)

Reg.	APCS Name	Role in Procedure Calls	Comments
r0 - r3	al - a4	First 4 arguments into a procedure / Scratch pad / Return result(s) from a function (not preserved across call)	Caller-saved registers - subprogram can use them as scratch registers, but it must also save any needed values before calling another subprogram.
r4 - r8	vI - v5	Register Variables (preserved across call	Callee-saved registers - it can rely on an subprogram it calls not to change them (so a subprogram wishing to use these registers must save them on entry and restore them before it exits)
r9 – r12	Omitte d	Details omitted	Details omitted
rll	fp	Frame pointer (if used) / Register Variable (preserved across call)	Callee-saved register - pointer to bottom of call-frame
rl3	sp	Stack pointer - points to the top of the stack	
rl4	lr	Link register - holds the return address	Receives return address on BL call to procedure
rI5	рс	Program counter	

## Ch6 Summary: Condition Codes

Suffix	Description	Flags tested
EQ	<b>EQ</b> ual	Z=1
NE	Not Equal	Z=0
CS/HS	Unsigned Higher or Same	C=1
CC/LO	Unsigned <b>LO</b> wer	C=0
MI	MInus (Negative)	N=1
PL	PLus (Positive or Zero)	N=0
VS	o <mark>V</mark> erflow <mark>S</mark> et	V=1
VC	o <mark>V</mark> erflow <b>C</b> leared	V=0
HI	Unsigned <mark>HI</mark> gher	C=1 & Z=0
LS	Unsigned Lower or Same	C=0 or Z=1
GE	Signed <b>G</b> reater or <b>E</b> qual	N=V
LT	Signed Less Than	N!=V
GT	Signed <b>G</b> reater <b>T</b> han	Z=0 & N=V
LE	Signed Less than or Equal	Z=1 or N!=V
AL	ALways	

Note AL is the default and does not need to be specified

# Ch6 Summary: Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B label	Branch to label	
	BEQ label	Branch if <b>EQ</b> ual	Z = 1
	BNE label	Branch if Not Equal	Z = 0
	BCS/BHS Label	Branch if unsigned Higher or Same	C = 1
	BCC/BLO label	Branch if unsigned LOwer	C = 0
	BMI label	Branch if MInus (Negative)	N = 1
	BPL label	Branch if PLus (Positive or Zero)	N = 0
Conditional	BVS label	Branch if oVerflow Set	V = 1
Branch	<b>BVC</b> label	Branch if oVerflow Clear	V = 0
	BHI label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS label	Branch if unsigned Lower or Same	C = 0  or  Z = 1
	BGE label	Branch if signed Greater or Equal	N = V
	BLT label	Branch if signed Less Than	N != V
	BGT label	Branch if signed Greater Than	Z = 0 & N = V
	BLE label	Branch if signed Less than or Equal	Z = 1  or  N = !V

## Ch6 Summary: Conditionally Executed

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if EQual	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
<b>ADDHS</b> r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
<b>ADDLO</b> r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
<b>ADDVS</b> r3, r2, r1	Add if oVerflow Set	Add if V = 1
<b>ADDVC</b> r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
<b>ADDLS</b> r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if $Z = 1$ or $N = !V$