Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 6 Flow Control in Assembly


Z. Gu

Fall 2025

Three Control Structures

Sequence Structure


 Computer executes statements (instructions), one after another, in the order listed in the program



Sequence Structure

Three Control Structures

- Selection Structure
 - ▶ If-then-else
- Loop Structure
 - while loop
 - for loop



Review: Condition Flags

Program Status Register (PSR)

N	Z	C	V O	ICI/IT	T	Reserved	GE	Reserved	ICI/IT	ISR number	
			<u>- 1 - C 1</u>		- 1			1 (000) 100		 101111111111111111111111111111111111111	

Negative bit

- N = 1 if most significant bit of result is 1
- **Zero** bit
 - Z = 1 if all bits of result are 0
- Carry bit
 - For unsigned addition, C = 1 if carry takes place
 - ▶ For unsigned subtraction, C = 0 (carry = not borrow) if borrow takes place
 - For shift/rotation, C = last bit shifted out
- **oVerflow** bit
 - V = 1 if adding 2 same-signed numbers produces a result with the opposite sign
 - Positive + Positive = Negative, or
 - Negative + negative = Positive
 - Non-arithmetic operations does not touch V bit, such as MOV, AND, LSL, MUL

Updating Condition Flags

- Method 1: append with "S"
 - ▶ ADD r0,r1,r2 \rightarrow ADDS r0,r1,r2
 - ► SUB r0, r1, r2 \rightarrow SUBS r0, r1, r2
- Method 2: using compare instructions

Instruction	Brief description	Flags
CMP	Compare	N,Z,C,V
CMN	Compare Negative	N,Z,C,V
TEQ	Test Equivalence	N,Z,C
TST	Test	N,Z,C

Updating Condition Flags

Instruction	Operands	Brief description	Flags
CMP	Rn, Op2	Compare	N,Z,C,V
CMN	Rn, Op2	Compare Negative	N,Z,C,V
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C

- SUBS Rd, Rn, Op2: performs subtraction Rn Op2, writes the result into Rd, and also updates NZCV flags; it both computes and compares in one step.
- CMP/CMN/TEQ/TST: performs operations to update NZCV flags, but the computation result is not saved and discarded; it's a "compare-only" operation for branching or predication.
- Update the status flags
 - No need to add S bit. No need to specify destination register.
- Operations are:
 - CMP operand1 operand2, but result not written
 - CMN operand1 + operand2, but result not written
 - TST operand1 & operand2, but result not written
 - TEQ operand1 ^ operand2, but result not written
- > Examples:
 - CMP r0, r1TST r2, #5

Updating Condition Flags: CMP and CMN

CMP Rn, Operand2
CMN Rn, Operand2

- Update N, Z, C and V according to the result
- CMP subtracts Operand2 from Rn.
 - Same as SUBS, except result is discarded.
- CMN adds Operand2 to Rn.
 - Same as ADDS, except result is discarded.

Example of CMP

$$f(x) = |x|$$

```
Area absolute, CODE, READONLY
EXPORT __main
ENTRY

__main PROC
CMP r1, #0
RSBLT r1, r1, #0; r1 = -r1 if r1 < 0

done B done ; deadloop

ENDP
END
```

RSBLT r1, r1, #0:: conditional execution of the RSB instruction with the condition code LT. If the condition LT (less than) is true, then set r1=0-r1

Updating Condition Flags: TST and TEQ

TST Rn, Operand2; Bitwise AND
TEQ Rn, Operand2; Bitwise Exclusive

OR

- Update N and Z according to the result
- Can update C during the calculation of Operand2
- Do not affect V
- TST performs bitwise AND on Rn and Operand2.
 - Same as ANDS, except result is discarded.
 - Use Operand2 as a mask; Z=0 implies "some masked bit(s) are set, so result is non-zero" Z=1 implies "none of the masked bit(s) are set, so result is zero." For a single-bit mask, Z=0 means "that bit in Rn is 1," and Z=1 means "that bit is 0."
- ▶ TEQ performs bitwise Exclusive OR on Rn and Operand2.
 - Same as EORS, except result is discarded.
 - If Rn and Operand2 are equal, then $Rn \oplus Operand2$ is zero, and Z is set to I; otherwise Z is cleared.

x	у	x AND y
0	0	0
0	I	0
1	0	0
I	I	I

x	у	x XOR y
0	0	0
0	I	Í
1	0	I
I	I	0

Example of TEQ

- Translate C code into assembly:
 - if (char == '!' || char == '?') found++;

```
TEQ r0,#'!'
TEQNE r0,#'?'
ADDEQ r1,r1,#1
```

- TEQ r0, #'!' performs a test-equal by computing $r0 \oplus^{'}$! and setting condition flags; Z=I when r0 equals '!'.
- TEQNE r0, #'?' executes only if the previous Z=0 (i.e., char was not '!'); it tests r0 against '?' and sets Z accordingly. This achieves the logical OR without branches by conditionally running the second test only when needed.
- ADDEQ r1, r1, #1 executes only if Z=1 after the tests, meaning char matched either '!' or '?', so it increments found in r1

Unconditional Branch Instructions

Instruction	Operands	Brief description
В	label	Branch
BL	label	Branch with Link
BLX	Rm	Branch indirect with Link
ВХ	Rm	Branch indirect

B label

- cause a branch to label.
- Bl label
 - copy the address of the next instruction into r14 (Ir, the link register), and
 - cause a branch to label.
- BX Rm
 - branch to the address held in Rm
- **BLX** Rm:
 - copy the address of the next instruction into r14 (Ir, the link register) and
 - branch to the address held in Rm

Unconditional Branch Instructions: A Simple Example

```
MOVS r1, #1

B target; Branch to target

MOVS r2, #2; Not executed

MOVS r3, #3; Not executed


MOVS r4, #4; Not executed

target MOVS r5, #5
```

- A label marks the location of an instruction
- Labels helps human to read the code
- In machine program, labels are converted to numeric offsets by assembler

NZCV Flags in xPSR

- ▶ N (negative) set (1) when a signed result is negative, otherwise cleared (0).
- ▶ **Z** (zero) set (I) when a result is 0, otherwise cleared (0).
- ▶ **C** (carry) set (I) when an add-based operation produces an overflow, when a subtract-based operation doesn't require a borrow; when shifting, holds the last bit that's been shifted out; otherwise cleared (0).
- ▶ **V** (overflow) set (I) when an add- or subtract-based operation generates a signed overflow, otherwise cleared (0).





Summary of Carry and Overflow Flags

Carry flag C = I (Borrow flag = 0) upon an <u>unsigned</u> addition if the answer is wrong (true result $> 2^n-1$)

Carry flag C = 0 (Borrow flag = I) upon an <u>unsigned</u> subtraction if the answer is wrong (true result < 0)

Overflow flag V = I upon a <u>signed</u> addition or subtraction if the answer is wrong (true result $> 2^{n-1}$ -I or true result $< -2^{n-1}$)

	Unsigned Addition	Unsigned Subtraction	Signed Addition or Subtraction
Carry flag	true result > 2 ⁿ -1 → Carry flag=1 Borrow flag=0 (Result incorrect)	true result < 0 → Carry flag=0 Borrow flag=1 (Result incorrect)	N/A
Overflow flag	N/A	N/A	true result > 2 ⁿ⁻¹ -1 or true result < -2 ⁿ⁻¹ → Overflow flag=1 (Result incorrect)

Summary: Condition Codes

Suffix	Description	Flags tested
EQ	EQ ual	Z=1
NE	Not Equal	Z=0
CS/HS	Unsigned Higher or Same	C=1
CC/LO	Unsigned LO wer	C=0
MI	MInus (Negative)	N=1
PL	PLus (Positive or Zero)	N=0
VS	o <mark>V</mark> erflow <mark>S</mark> et	V=1
VC	o <mark>V</mark> erflow C leared	V=0
HI	Unsigned <mark>HI</mark> gher	C=1 & Z=0
LS	Unsigned Lower or Same	C=0 or Z=1
GE	Signed G reater or E qual	N=V
LT	Signed Less Than	N!=V
GT	Signed G reater T han	Z=0 & N=V
LE	Signed Less than or E qual	Z=1 or N!=V
AL	ALways	

Note AL is the default and does not need to be specified

Unsigned and Signed Compares

- ► CMP a, b computes a b and sets flags without keeping the result. For unsigned subtraction, borrow happens when a < b. ARM encodes "no borrow" (a \geq b) as C=I, and "borrow" (a \leq b) as C=0, while Z distinguishes equality.
 - ► HI (unsigned higher >): the subtraction needs no borrow, so C=I, and it's not equal, so Z=0.
 - ► HS/CS (higher or same/carry set \geq) : no borrow \rightarrow C=I; equality allowed.
 - ▶ LO/CC (unsigned lower/carry clear <): subtraction borrows \rightarrow C=0.
 - ▶ LS (unsigned lower or same \leq): "lower or same" means either borrowed or equal \rightarrow C=0 or Z=1.
- For signed subtraction a b, the sign bit N is correct if $a \ge b$ (no overflow, V = 0); the sign bit N is incorrect if a < b (overflow, V = 1).
 - GE (signed greater or equal ≥): N == V. If there's no overflow (V=0), non-negative (N=0) means ≥; if there is overflow (V=1), N=1 (incorrect) also indicates the ≥ relation.
 - LT (signed less than <): N = V. If there's no overflow (V=0), negative (N=1) means <; if there is overflow (V=1), N=0 (incorrect) also indicates the < relation.
 - ▶ GT (signed greater than >): N==V and Z=0. Strictly greater excludes equality, so combine GE with not equal.
 - ▶ LE (signed less or equal \leq): N!=V or Z=I. Either strictly less, or equal.

Summary: Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B label	Branch to label	
	BEQ label	Branch if EQ ual	Z = 1
	BNE label	Branch if Not Equal	Z = 0
	BCS/BHS Label	Branch if unsigned Higher or Same	C = 1
	BCC/BLO label	Branch if unsigned LOwer	C = 0
	BMI label	Branch if MInus (Negative)	N = 1
	BPL label	Branch if PLus (Positive or Zero)	N = 0
Conditional	BVS label	Branch if oVerflow Set	V = 1
Branch	BVC label	Branch if oVerflow Clear	V = 0
	BHI label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS label	Branch if unsigned Lower or Same	C = 0 or Z = 1
	BGE label	Branch if signed Greater or Equal	N = V
	BLT label	Branch if signed Less Than	N != V
	BGT label	Branch if signed Greater Than	Z = 0 & N = V
	BLE label	Branch if signed Less than or Equal	Z = 1 or N = !V

Summary: Conditional Execution

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if EQual	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
ADDHS r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
ADDLO r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
ADDVS r3, r2, r1	Add if oVerflow Set	Add if V = 1
ADDVC r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
ADDLS r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if $Z = 1$ or $N = !V$

CMP r0, r1

perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	 No overflow, implying the result is correct. The result is non-negative, Thus r0 - r1 ≥ 0, i.e., r0 ≥ r1 	 No overflow, implying the result is correct. The result is negative. Thus r0 - r1 < 0, i.e., r0 < r1
V = 1	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as non-negative and in fact it should be negative. Thus r0 - r1 < 0 in reality, i.e., r0 < r1 	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as negative and in fact it should be nonnegative. Thus r0 - r1 ≥ 0 in reality., i.e. r0 ≥ r1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

perform subtraction r0 - r1, without saving the result

<u> </u>				
	N = 0	N = 1		
V = 0	 r0 = +7 (00111) r1 = +3 (00011) r0 - r1 = +4 (00100); result non-negative and no signed overflow, so N=0,V=0 ⇒ GE holds 	 r0 = +3 (00011) r1 = +7 (00111) r0 - r1 = -4 (11100) result negative with no overflow, so N=1,V=0 ⇒ LT holds 		
V = 1	 r0 = -10 (10110) r1 = +7 (00111) r0 - r1 = -17, outside range [-16,+15]; result is 00111 (decimal 7), whose sign bit is 0 so N=0, but signed overflow occurs so V=1 ⇒ LT holds 	 r0 = +10 (01010) r1 = -7 (11001) r0 - r1 = +17, outside range [-16,+15]; result is 10001 (decimal -15), whose sign bit is 1 so N=1, but signed overflow occurs so V=1 ⇒ GE holds 		

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	r0 ≥ r1	r0 < r1
V = 1	r0 < r1	r0 ≥ r1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	1	0
V = 1	0	1

Conclusions:

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

Signed vs. Unsigned Comparison

Conditional codes applied to branch instructions

Compare	Signed	Unsigned
>	GT	HI
<u>></u>	GE	HS
<	LT	LO
≤	LE	LS
==	EQ	
≠	NE	



Compare	Signed	Unsigned	
>	BGT	BHI	
>=	BGE	BHS	
<	BLT	BLO	
<=	BLE	BLS	
==	== BEQ		
!=	BNE		

Number Interpretation

Which is greater?

0xFFFFFFFF or 0x00000001

- If they represent signed numbers, the latter is greater
 (1 > -1).
- If they represent unsigned numbers, the former is greater (4294967295 > 1).

Which is Greater: 0xFFFFFFFF or 0x00000001?

It's software's responsibility to tell computer how to interpret data:

- If written in C, declare the signed vs unsigned variable
- If written in Assembly, use signed vs unsigned branch instructions

```
signed int x, y;
x = -1;
y = 1;
if (x > y)
...
```


BLE: Branch if less than or equal, signed ≤

```
unsigned int x, y;
x = 4294967295;
y = 1;
if (x > y)
...
```

BLS: Branch if lower or same, unsigned ≤

If-then Statement

C Program // a is signed integer if (a < 0) { a = 0 - a; } x = x + 1;</pre>



Implementation 1:

```
; r1 = a (signed integer), r2 = x 

CMP r1, #0 ; Compare a with 0 


BGE endif ; Go to endif if a \geq 0 

then RSB r1, r1, #0 ; a = - a; 

endif ADD r2, r2, #1 ; x = x + 1
```

If-then Statement

C Program // a is signed integer if (a < 0) { a = 0 - a; } x = x + 1;</pre>



Implementation 2:

RSBLT r1, r1, #0:: conditional execution of the RSB instruction with the condition code LT. If the condition LT (less than) is true, then set r1=0-r1

Compound Boolean Expression


```
x > 20 && x < 25
x == 20 || x == 25
!(x == 20 || x == 25)
```

C Program	Assembly Program		
<pre>// x is a signed integer if(x <= 20 x >= 25){ a = 1 }</pre>	; $r0 = x$ CMP r0, #20 ; compare x and 20 BLE then ; go to then if $x \le 20$ CMP r0, #25 ; compare x and 25 BLT endif ; go to endif if $x < 25$ then MOV r1, #1 ; $a = 1$ endif		

Logical OR operator (||) employs short-circuit evaluation, meaning it evaluates expressions from left to right and stops as soon as the result of the entire expression is determined. For (cond1||cond2): If cond1 evaluates to true (non-zero), the overall result of the || operation is already known to be true, so cond2 is not evaluated. If cond1 evaluates to false (zero), the evaluation proceeds to the next operand cond2.


If-then-else

```
C Program
if (a == 1)
    b = 3;
else
    b = 4;
```



For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```




Implementation 1:

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

B check
loop ADD r1, r1, r0 ; sum += i
ADD r0, r0, #1 ; i++
check CMP r0, #10 ; check whether i < 10
BLT loop ; loop if signed less than endloop
```

For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```




Implementation 2:

31

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

loop CMP r0, #10 ; check whether i < 10
BGE endloop ; skip if ≥
ADD r1, r1, r0 ; sum += i
ADD r0, r0, #1 ; i++
B loop
endloop
```

Combined Program Status Registers (xPSR)



Conditional Execution Example: Signed Int

```
a \rightarrow r0
y \rightarrow r1
```

```
CMP r0, #0
MOVLE r1, #-1; executed if LE
MOVGT r1, #1; executed if GT
```

LE: Signed Less than or Equal

GT: Signed Greater Than

Conditional Execution Example: Signed Int

 $a \rightarrow r0$

MOVEQ r1, #1

MOVNE r1, #-1

```
int32_t a;
...
if (a==1 || a==7 || a==11)
    y = 1;
else
    y = -1;
```

```
y \rightarrow r1

CMP r0, #1

CMPNE r0, #7; executed if r0 != 1

CMPNE r0, #11; executed if r0 != 7
```

CMP r0, #1 compares a with 1 and sets Z=1 if equal, else Z=0.

CMPNE r0, #7 runs only if the previous compare was not equal, and if it runs, it refreshes the flags by comparing a with 7.

CMPNE r0, #11 runs only if a was not 1 and not 7, and if it runs, it compares a with 11 to set Z accordingly.

MOVEQ r1, #1 executes only when Z=1 from any of the comparisons, so y becomes 1 if a matched 1, 7, or 11.

MOVNE r1, #-1 executes only when Z=0 after all relevant compares, so y becomes -1 when none of the values matched.

Compound Boolean Expression: Signed Int

C Program	Assembly Program
int32_t x;	; $x \rightarrow r0$, $a \rightarrow r1$
•••	CMP r0, #20 ; compare x and 20
$ if(x \le 20 x \ge 25){}$	MOVLE r1, #1 ; a=1 if less or equal
a = 1;	CMP r0, #25 ; compare x and 25
}	MOVGE r1, #1 ; a=1 if greater or equal
	endif
	<u> </u>

Example

```
int foo(int x, int y) {
   if ( x + y < 0 )
     return 0;
   else
     return 1;
}</pre>
```

```
foo ADDS r0, r0, r1
BPL PosOrZ
MOV r0, #0
done MOV pc, lr
PosOrZ MOV r0, r1
B done
```

```
foo ADDS r0, r0, r1 ; r1 = x + y, setting CCs
    MOVPL r0, #1 ; return 1 if n bit = 0
    MOVMI r0, #0 ; return 0 if n bit = 1
    MOV pc, lr ; exit foo function
```

BPL PosOrZ: Branch to PosOrZ if condition PL is true (N == 0 indicating Positive or Zero) for ADDS r0, r0, r1

MOVPL r0, #1: conditional move that executes only when condition PL is true MOVMI r0, #0: conditional move that executes only when condition MI (N == 1 indicating Negative) is true

Combination

Instruction	Operands	Brief description
CBZ	Rn, label	Compare and Branch if Zero
CBNZ	Rn, label	Compare and Branch if Non-Zero

Except that it does not change the status flags, CBZ Rn, label is equivalent to:

```
CMP Rn, #0
BEQ label
```

Except that it does not change the status flags, CBNZ Rn, label is equivalent to:

```
CMP Rn, #0
BNE label
```

Break and Continue

Example code for break	Example code for continue
<pre>for(int i = 0; i < 5; i++){ if (i == 2) break; printf("%d, ", i) }</pre>	<pre>for(int i = 0; i < 5; i++){ if (i == 2) continue; printf("%d, ", i) }</pre>
Output: ??	Output: ??

Break and Continue

Example code for break	Example code for continue
<pre>for(int i = 0; i < 5; i++){ if (i == 2) break; printf("%d, ", i) }</pre>	<pre>for(int i = 0; i < 5; i++){ if (i == 2) continue; printf("%d, ", i) }</pre>
Output: 0, 1 Break: break out of the loop	Output: 0, 1, 3, 4 Continue: skip the current loop iteration

Break and Continue

C Program	Assembly	Program
<pre>// Find string length char str[] = "hello"; int len = 0;</pre>		<pre>; r0 = string memory address ; r1 = string length MOV r1, #0 ; len = 0</pre>
<pre>for(;;) { if (*str == '\0') break; str++; len++; }</pre>		<pre>LDRB r2, [r1] CBNZ r2, notZero B endloop ADD r0, r0, #1 ; str++ ADD r1, r1, #1 ; len++ B loop</pre>

References

- Lecture 27. Branch instructions
 - https://www.youtube.com/watch?v=_QKD7f1cmRl&list=PLRJh V4hUhlymmp5CCelFPyxbknsdcXCc8&index=27
- Lecture 28. Conditional Execution
 - https://www.youtube.com/watch?v=9hlxG8L5-G4&list=PLRJhV4hUhlymmp5CCelFPyxbknsdcXCc8&index=28