

ARM Instruction References

Z. Gu

Fall 2025

Common ARM Instructions

Type of Instruction	ARM Assembly	Register Transfer Language Description
Memory Access (Load and Store)	LDR r4, Mem	$[r4] \leftarrow [Mem]$; Mem is a global variable label
	STR r4, Mem	$[Mem] \leftarrow [r4]$
	LDR r4, [r3]	$[r4] \leftarrow [[r3]]$; register indirect
	STR r4, [r3, #4]	$[[r3] + 4] \leftarrow [r4]$; register indirect with offset
Move	MOV r4, r2	$[r4] \leftarrow [r2]$
	MOV r4, #10	$[r4] \leftarrow 10$; 8-bit literal, can be shifted
Load Address	ADR r4, Mem	$[r4] \leftarrow$ load address of label Mem
Arithmetic Instruction	ADD r4, r2, r3	$[r4] \leftarrow [r2] + [r3]$
	MUL r4, r2, r3	$[r4] \leftarrow [r2] * [r3]$ (32-bit product)
	SUB r4, r2, r3	$[r4] \leftarrow [r2] - [r3]$
Compare (sets condition codes)	CMP r4, r2	
Conditional Branch	BGT LABEL (BGE, BLT, BLE, BEQ, BNE)	Branch to LABEL based on condition codes
Unconditional Branch	B LABEL Always Branch to LABEL	

Type of Instruction	ARM Assembly	Register Transfer Language Description
ARM Logical Instructions	AND r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise AND) } [r3]$
	AND r4, r2, #0xFF000000	$[r4] \leftarrow [r2] \text{ (bit-wise AND) } \text{FF000000}$
	ORR r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise OR) } [r3]$
	EOR r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise XOR) } [r3]$
	BIC r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise AND) (NOT } [r3]) \text{ (clear bits set in } r3)$
	MOVN r4, r2	$[r4] \leftarrow \text{(NOT) } [r2] \text{ (Flip all bits)}$
ARM Shift and Rotate Instructions	MOV r4, r5, LSL #3	$r4 \leftarrow \text{logical shift left } r5 \text{ by 3 positions. (Shift in zeros)}$
	MOV r4, r5, LSL r6	$r4 \leftarrow \text{logical shift left } r5 \text{ by the number of positions specified in register } r6$
	MOV r4, r5, LSR #3	$r4 \leftarrow \text{logical shift right } r5 \text{ by 3 positions. (Shift in zeros)}$
	MOV r4, r5, ASR #3	$r4 \leftarrow \text{arithmetic shift right } r5 \text{ by 3 positions. (Shift with sign-extend)}$
	MOV r4, r5, ROR #3	$r4 \leftarrow \text{rotate right } r5 \text{ by 3 positions. (Circulate shift)}$
	AND r4, r5, r6, LSL #2	Shifts can operate on 3rd register operand of arithmetic or logical instruction, e.g., $r4 \leftarrow r5 \text{ AND (logical shift left } r6 \text{ by 8 positions)}$

ARM Register Conventions (APCS-Application Procedure Call Standard)

Reg. #	APCS Name	Role in Procedure Calls	Comments
r0 - r3	a1 - a4	First 4 arguments into a procedure / Scratch pad / Return result(s) from a function (not preserved across call)	Caller-saved registers - subprogram can use them as scratch registers, but it must also save any needed values before calling another subprogram.
r4 - r8	v1 - v5	Register Variables (preserved across call)	Callee-saved registers - it can rely on an subprogram it calls not to change them (so a subprogram wishing to use these registers must save them on entry and restore them before it exits)
r9 - r12	Omitted	Details omitted	Details omitted
r11	fp	Frame pointer (if used) / Register Variable (preserved across call)	Callee-saved register - pointer to bottom of call-frame
r13	sp	Stack pointer - points to the top of the stack	
r14	lr	Link register - holds the return address	Receives return address on BL call to procedure
r15	pc	Program counter	

Ch6 Summary:

Condition Codes

Suffix	Description	Flags tested
EQ	E Qual	Z=1
NE	N ot E qual	Z=0
CS/HS	Unsigned H igher or S ame	C=1
CC/LO	Unsigned L ower	C=0
MI	M Inus (Negative)	N=1
PL	P Lus (Positive or Zero)	N=0
VS	o V erflow S et	V=1
VC	o V erflow C leared	V=0
HI	Unsigned H Igher	C=1 & Z=0
LS	Unsigned L ower or S ame	C=0 or Z=1
GE	Signed G reater or E qual	N=V
LT	Signed L ess T han	N!=V
GT	Signed G reater T han	Z=0 & N=V
LE	Signed L ess than or E qual	Z=1 or N!=V
AL	A Lways	

Note AL is the default and does not need to be specified

Ch6 Summary:

Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B <i>Label</i>	Branch to label	
Conditional Branch	BEQ <i>Label</i>	Branch if E Qual	Z = 1
	BNE <i>Label</i>	Branch if N ot E qual	Z = 0
	BCS/BHS <i>Label</i>	Branch if unsigned H igher or S ame	C = 1
	BCC/BLO <i>Label</i>	Branch if unsigned L ower	C = 0
	BMI <i>Label</i>	Branch if M inus (Negative)	N = 1
	BPL <i>Label</i>	Branch if P lus (Positive or Zero)	N = 0
	BVS <i>Label</i>	Branch if o V erflow S et	V = 1
	BVC <i>Label</i>	Branch if o V erflow C lear	V = 0
	BHI <i>Label</i>	Branch if unsigned H igher	C = 1 & Z = 0
	BLS <i>Label</i>	Branch if unsigned L ower or S ame	C = 0 or Z = 1
	BGE <i>Label</i>	Branch if signed G reater or E qual	N = V
	BLT <i>Label</i>	Branch if signed L ess T han	N != V
	BGT <i>Label</i>	Branch if signed G reater T han	Z = 0 & N = V
	BLE <i>Label</i>	Branch if signed L ess than or E qual	Z = 1 or N = ! V

Ch6 Summary:

Conditionally Executed

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if Equal	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
ADDHS r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
ADDLO r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PPlus (Positive or Zero)	Add if N = 0
ADDVS r3, r2, r1	Add if oVerflow Set	Add if V = 1
ADDVC r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
ADDLS r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if Z = 1 or N = !V