

## **Chapter 4**

# **ARM Arithmetic and Logic Instructions**

Zonghua Gu

Fall 2025

# Adding Two Integers

---

```
int x = 1;  
int y = 2;  
int z;
```

C Statement

```
z = x + y;
```

If values are in registers

- ▶ Value of **x** in **r0**
- ▶ Value of **y** in **r1**
- ▶ Value of **z** in **r2**

Assembly Statement

?

# Adding Two Integers

---

```
int x = 1;  
int y = 2;  
int z;
```

C Statement

```
z = x + y;
```

If values are in registers

- ▶ Value of **x** in **r0**
- ▶ Value of **y** in **r1**
- ▶ Value of **z** in **r2**

Assembly Statement

```
ADD r2, r1, r0
```

Destination

Source Operand 2

Source Operand 1

# Adding Two Integers

---

```
uint x = 1;  
uint y = 2;  
uint z;
```

C Statement

```
z = x + y;
```

If values are in registers

- ▶ Value of **x** in **r0**
- ▶ Value of **y** in **r1**
- ▶ Value of **z** in **r2**

Assembly Statement

?

# Adding Two Integers

---

```
uint x = 1;  
uint y = 2;  
uint z;
```

C Statement

```
z = x + y;
```

If values are in registers

- ▶ Value of **x** in **r0**
- ▶ Value of **y** in **r1**
- ▶ Value of **z** in **r2**

Assembly Statement

```
ADD r2, r1, r0
```

ADD works for both signed and unsigned add operations.

# Adding Two Integers

---

```
int x = 1;  
int y = 2;  
int z;
```

C Statement

```
z = x + y;
```

If addresses are in registers

- ▶ Address of x in r0
- ▶ Address of y in r1
- ▶ Address of z in r2

Assembly Statements

?

# Adding Two Integers

---

```
int x = 1;  
int y = 2;  
int z;
```

C Statement

```
z = x + y;
```

If addresses are in registers

- ▶ Address of x in r0
- ▶ Address of y in r1
- ▶ Address of z in r2

Assembly Statements

```
LDR r3, [r0] ; Read x  
LDR r4, [r1] ; Read y  
ADD r5, r3, r4  
STR r5, [r2] ; Write z
```

Load, modify, and store

# Example Arithmetic Instructions

---

- ▶ **ADD** `r0, r1, r2` ;  $r0 = r1 + r2$
- ▶ **ADC** `r0, r1, r2` ; Add with carry,  $r0 = r1 + r2 + \text{carry}$
- ▶ **SUB** `r0, r1, r2` ;  $r0 = r1 - r2$
- ▶ **SBC** `r0, r1, r2` ; Subtract with borrow,  $r0 = r1 - r2 - (1 - \text{carry})$
- ▶ **MUL** `r0, r1, r2` ;  $r0 = r1 * r2$ , product limited to 32 bits
- ▶ **UDIV** `r0, r1, r2` ; Unsigned divide,  $r0 = r1 / r2$
- ▶ **SDIV** `r0, r1, r2` ; Signed divide,  $r0 = r1 / r2$
- ▶ **SMULL** `r0, r1, r2, r3` ; Signed multiply (64-bit product),  $r1:r0 = r2 * r3$
- ▶ **UMULL** `r0, r1, r2, r3` ; Unsigned multiply (64-bit product),  $r1:r0 = r2 * r3$



# Example Logical Instructions

- ▶ **AND** r0, r1, r2 ; Bitwise AND,  $r0 = r1 \text{ AND } r2$
- ▶ **ORR** r0, r1, r2 ; Bitwise OR,  $r0 = r1 \text{ OR } r2$
- ▶ **EOR** r0, r1, r2 ; Bitwise Exclusive OR,  $r0 = r1 \text{ EOR } r2$
- ▶ **ORN** r0, r1, r2 ; Bitwise OR NOT,  $r0 = r1 \text{ ORN } r2$
- ▶ **BIC** r0, r1, r2 ; Bit clear,  $r0 = r1 \& \sim r2$

**AND** r0, r1, r2

32 bits

r1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
r2	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
r0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit-wise Logic **AND**

# Example Shift & Rotate Instructions

- ▶ **LSL** `r0, r1, r2` ; Logical shift left,  
 $r0 = r1 \ll r2$
- ▶ **LSR** `r0, r1, r2` ; Logical shift right,  
 $r0 = r1 \gg r2$
- ▶ **ASR** `r0, r1, r2` ; Arithmetic shift right,  
 $r0 = r1 \ggg r2$
- ▶ **ROR** `r0, r1, r2` ; Rotate right,  
 $r0 = r1 \text{ rotate by } r2 \text{ bits}$
- ▶ **RRX** `r0, r1, r2` ; Extended rotate right,  
 $\{C, r0\} = \{C, r1\} \text{ rotate by } r2 \text{ bits}$

Logical Shift Left (**LSL**)



Logical Shift Right (**LSR**)



Arithmetic Shift Right (**ASR**)



Rotate Right (**ROR**)



Rotate Right Extended (**RRX**)



# Example Data Transfer Instructions

---

- ▶ **MOV** r0, r1 ; Move, r0 = r1
- ▶ **MVN** r0, r1 ; Move NOT, r0 = bitwise NOT r1

**MVN** r0, r1

<b>r1</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
<b>r0</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0

Bit-wise Logic **NOT**

# Overview:

## Arithmetic and Logic Instructions

---

- ▶ **Shift** : **LSL** (logic shift left), **LSR** (logic shift right), **ASR** (arithmetic shift right), **ROR** (rotate right), **RRX** (rotate right with extend)
- ▶ **Logic**: **AND** (bitwise and), **ORR** (bitwise or), **EOR** (bitwise exclusive or), **ORN** (bitwise or not), **MVN** (move not)
- ▶ **Bit set/clear**: **BFC** (bit field clear), **BFI** (bit field insert), **BIC** (bit clear), **CLZ** (count leading zeroes)
- ▶ **Bit/byte reordering**: **RBIT** (reverse bit order in a word), **REV** (reverse byte order in a word), **REV16** (reverse byte order in each half-word independently), **REVSH** (reverse byte order in each half-word independently)
- ▶ **Addition**: **ADD**, **ADC** (add with carry)
- ▶ **Subtraction**: **SUB**, **RSB** (reverse subtract), **SBC** (subtract with carry)
- ▶ **Multiplication**: **MUL** (multiply), **MLA** (multiply-accumulate), **MLS** (multiply-subtract), **SMULL** (signed long multiply-accumulate), **SMLAL** (signed long multiply-accumulate), **UMULL** (unsigned long multiply-subtract), **UMLAL** (unsigned long multiply-subtract)
- ▶ **Division**: **SDIV** (signed), **UDIV** (unsigned)
- ▶ **Saturation**: **SSAT** (signed), **USAT** (unsigned)
- ▶ **Sign extension**: **SXTB** (signed), **SXTH**, **UXTB**, **UXTH**
- ▶ **Bit field extract**: **SBFX** (signed), **UBFX** (unsigned)
- ▶ Syntax

**<Operation>{<cond>}{S} Rd, Rn, Operand2**

## Example: Add

---

- ▶ Unified Assembler Language (UAL) Syntax

**ADD r1, r2, r3** ; r1 = r2 + r3

**ADD r1, r2, #4** ; r1 = r2 + 4

- ▶ Traditional Thumb Syntax

**ADD r1, r3** ; r1 = r1 + r3

**ADD r1, #15** ; r1 = r1 + 15


# Commonly Used Arithmetic Operations

<b>ADD</b> {Rd,} Rn, Op2	<b>Add</b> $Rd \leftarrow Rn + Op2$
<b>ADC</b> {Rd,} Rn, Op2	<b>Add with carry</b> $Rd \leftarrow Rn + Op2 + Carry$
<b>SUB</b> {Rd,} Rn, Op2	<b>Subtract</b> $Rd \leftarrow Rn - Op2$
<b>SBC</b> {Rd,} Rn, Op2	<b>Subtract with carry</b> $Rd \leftarrow Rn - Op2 + Carry - 1$
<b>RSB</b> {Rd,} Rn, Op2	<b>Reverse subtract</b> $Rd \leftarrow Op2 - Rn$
<b>MUL</b> {Rd,} Rn, Rm	<b>Multiply</b> $Rd \leftarrow (Rn \times Rm)[31:0]$
<b>MLA</b> Rd, Rn, Rm, Ra	<b>Multiply with accumulate</b> $Rd \leftarrow (Ra + (Rn \times Rm))[31:0]$
<b>MLS</b> Rd, Rn, Rm, Ra	<b>Multiply and subtract</b> $Rd \leftarrow (Ra - (Rn \times Rm))[31:0]$
<b>SDIV</b> {Rd,} Rn, Rm	<b>Signed divide</b> $Rd \leftarrow Rn \div Rm$
<b>UDIV</b> {Rd,} Rn, Rm	<b>Unsigned divide</b> $Rd \leftarrow Rn \div Rm$
<b>SSAT</b> Rd, #n, Rm {,shift #s}	<b>Signed saturate</b>
<b>USAT</b> Rd, #n, Rm {,shift #s}	<b>Unsigned saturate</b>



# Program Status Register (PSR)

- ▶ Application PSR (**APSR**), Interrupt PSR (**IPSR**), Execution PSR (**EPSR**)




Note:

- GE flags are only available on Cortex-M4 and M7

# Program Status Register (PSR)

- ▶ Application PSR (**APSR**), Interrupt PSR (**IPSR**), Execution PSR (**EPSR**)



Combine them together into one register (**PSR**)



Note:

- GE flags are only available on Cortex-M4 and M7
- Use PSR in code



# Updating NZCV flags in PSR

Flags not changed		Flags updated
ADD	→	ADD <del>S</del>
SUB	→	SUB <del>S</del>
MUL	→	MUL <del>S</del>
UDIV	→	UDIV <del>S</del>
AND	→	AND <del>S</del>
ORR	→	ORR <del>S</del>
LSL	→	LSL <del>S</del>
MOV	→	MOV <del>S</del>

`CMP r1, r2` vs `SUBS r0, r1, r2`

Some instructions update NZCV flags even if no S is specified.

- **CMP**: Compare, like SUBS but without destination register
- **CMN**: Compare Negative, like ADDS but without destination register
- **TST**: Test, like ANDS but without destination register
- **TEQ**: Test equivalence, like EORS but without destination register

*Most instructions update NZCV flags  
only if S suffix is present*

## ADD *vs* ADDS

---

**ADD** r0, r1, r2 ; r0 = r1 + r2, NZCV flags unchanged

**ADDS** r0, r1, r2 ; r0 = r1 + r2, NZCV flags updated

- ▶ ADD does not update flags
- ▶ ADDS updates flags
  - ▶ xPSR.**N** = bit 31 of result
  - ▶ xPSR.**Z** = IsZero(result)
  - ▶ xPSR.**C** = carry, assuming r1 and r2 representing unsigned integers
  - ▶ xPSR.**V** = overflow, assuming r1 and r2 representing signed integers

# Suffix S: Update Flags

```
LDR  r0, =0xFFFFFFFF
LDR  r1, =0x00000001
ADDS r0, r0, r1
```


0xFFFFFFFF	r0
+ 0x00000001	r1
<hr/>	
0x00000000	sum

**N** (Negative) = 0  
**Z** (Zero) = 1  
**C** (Carry) = 1  
**V** (oVerflow) = 0

The screenshot displays the Keil uVision IDE interface. On the left, the 'Registers' window shows the state of the ARM Cortex-M3 registers. The 'Core' registers R0 through R15 are visible, with R0 containing 0xFFFFFFFF and R15 (PC) containing 0x0800136. The 'xPSR' register is also shown. On the right, the 'Disassembly' window shows the assembly code for the 'main.s' file. The code includes a comment block, an include statement for 'stm32l1xx\_constants.s', and a main function. The assembly code is as follows:

```
29:                                ADDS r3, r0, r1
30:
0x08000134 1843                ADDS    r3,r0,r1
31: stop                          B        stop
0x08000136 E7FE                B        0x08000136
0x08000138 0000                MOVS    r0,r0
0x0800013A 0000                MOVS    r0,r0
0x0800013C 0000                MOVS    r0,r0
1  ;***** (C) Yifeng ZHU *****
2  ; @file    main.s
3  ; @author  Yifeng Zhu
4  ;*****
5
6                      INCLUDE stm32l1xx_constants.s
7
8                      AREA    main, CODE, READONLY
9                      EXPORT  __main
10                     ENTRY
11
12 __main              PROC
13
14                      LDR  r0, =0xFFFFFFFF
15                      LDR  r1, =0x00000001
16                      ADDS r3, r0, r1
17
18 stop                B        stop
19
20                      ENDP
21                      ALIGN
22                      END
```

# Example: 64-bit Addition



- A register can only store 32 bits
- A 64-bit integer needs two registers
- Split 64-bit addition into two 32-bit additions

# Example: 64-bit Addition

start


```
; C = A + B
; Two 64-bit integers A (r1,r0) and B (r3,r2).
; Result C (r5, r4)
; A = 00000002FFFFFFFF
; B = 0000000400000001
LDR  r0, =0xFFFFFFFF ; A's lower 32 bits
LDR  r1, =0x00000002   ; A's upper 32 bits
LDR  r2, =0x00000001   ; B's lower 32 bits
LDR  r3, =0x00000004   ; B's upper 32 bits
```

```
; Add A to B
```

```
ADDS r4, r2, r0 ; C[31..0] = A[31..0] + B[31..0], update Carry
```

```
ADC  r5, r3, r1 ; C[64..32] = A[64..32] + B[64..32] + Carry
```

stop B stop



# Example: 64-bit Subtraction

start

```
; C = A - B
; Two 64-bit integers A (r1,r0) and B (r3,r2).
; Result C (r5, r4)
; A = 00000002FFFFFFFF
; B = 0000000400000001
```


```
LDR  r0, =0xFFFFFFFF ; A's lower 32 bits
LDR  r1, =0x00000002  ; A's upper 32 bits
LDR  r2, =0x00000001  ; B's lower 32 bits
LDR  r3, =0x00000004  ; B's upper 32 bits
```

```
; Subtract B from A
```


```
SUBS r4, r0, r2 ; C[31..0] = A[31..0] - B[31..0], update Carry
```

```
SBC  r5, r1, r3 ; C[64..32] = A[64..32] - B[64..32] - (1 - Carry)
```

stop B stop



# Example: 96-bit Subtraction



SUBS r6, r0, r3

SBCS r7, r1, r4

SBC r8, r2, r5

# Example: Short Multiplication and Division

---

**MUL:** Signed multiply

**MUL** r6, r4, r2 ; r6 = LSB32( r4 × r2 )

**UMUL:** Unsigned multiply

**UMUL** r6, r4, r2 ; r6 = LSB32( r4 × r2 )

**MLA:** Multiply with accumulation

**MLA** r6, r4, r1, r0 ; r6 = LSB32( r4 × r1 ) + r0

**MLS:** Multiply with subtract

**MLS** r6, r4, r1, r0 ; r6 = LSB32( r4 × r1 ) - r0

**LSB32:** Least significant 32 bits



# Example: Long Multiplication

<b>UMULL</b> RdLo, RdHi, Rn, Rm	<b>Unsigned long multiply</b> $\text{RdHi}, \text{RdLo} \leftarrow \text{unsigned}(\text{Rn} \times \text{Rm})$
<b>SMULL</b> RdLo, RdHi, Rn, Rm	<b>Signed long multiply</b> $\text{RdHi}, \text{RdLo} \leftarrow \text{signed}(\text{Rn} \times \text{Rm})$
<b>UMLAL</b> RdLo, RdHi, Rn, Rm	<b>Unsigned multiply with accumulate</b> $\text{RdHi}, \text{RdLo} \leftarrow \text{unsigned}(\text{RdHi}, \text{RdLo} + \text{Rn} \times \text{Rm})$
<b>SMLAL</b> RdLo, RdHi, Rn, Rm	<b>Signed multiply with accumulate</b> $\text{RdHi}, \text{RdLo} \leftarrow \text{signed}(\text{RdHi}, \text{RdLo} + \text{Rn} \times \text{Rm})$

The result has 64 bits, placed in two registers.

```
UMULL r3, r4, r0, r1    ; r4:r3 = r0 × r1, r4 = MSB bits, r3 = LSB bits
SMULL r3, r4, r0, r1    ; r4:r3 = r0 × r1
UMLAL r3, r4, r0, r1    ; r4:r3 = r4:r3 + r0 × r1
SMLAL r3, r4, r0, r1    ; r4:r3 = r4:r3 + r0 × r1
```

# Bitwise Logic

<b>AND</b> {Rd,} Rn, Op2	<b>Bitwise logic AND</b> $Rd \leftarrow Rn \& \text{operand2}$
<b>ORR</b> {Rd,} Rn, Op2	<b>Bitwise logic OR</b> $Rd \leftarrow Rn \mid \text{operand2}$
<b>EOR</b> {Rd,} Rn, Op2	<b>Bitwise logic exclusive OR</b> $Rd \leftarrow Rn \wedge \text{operand2}$
<b>ORN</b> {Rd,} Rn, Op2	<b>Bitwise logic NOT OR</b> $Rd \leftarrow Rn \mid (\text{NOT } \text{operand2})$
<b>BIC</b> {Rd,} Rn, Op2	<b>Bit clear</b> $Rd \leftarrow Rn \& \text{NOT } \text{operand2}$
<b>BFC</b> Rd, #lsb, #width	<b>Bit field clear</b> $Rd[(\text{width}+\text{lsb}-1):\text{lsb}] \leftarrow 0$
<b>BFI</b> Rd, Rn, #lsb, #width	<b>Bit field insert</b> $Rd[(\text{width}+\text{lsb}-1):\text{lsb}] \leftarrow Rn[(\text{width}-1):0]$
<b>MVN</b> Rd, Op2	<b>Move NOT, logically negate all bits</b> $Rd \leftarrow 0xFFFFFFFF \text{ EOR } \text{Op2}$

## Example: AND r2, r0, r1

---

32 bits

r0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
r1	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
r2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit-wise Logic AND

## Example: ORR r2, r0, r1

---

32 bits

r0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
r1	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
r2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit-wise Logic OR

# Example: BIC r2, r0, r1

---

Bit Clear

$$r2 = r0 \& \text{NOT } r1$$

Step 1:

r1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	
NOT r1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0

Step 2:

r0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
NOT r1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0
<hr/>																														
r2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0

## Example: **BFC** and **BFI**

---

- ▶ Bit Field Clear (**BFC**) and Bit Field Insert (**BFI**).

- ▶ Syntax

  - ▶ **BFC** Rd, #lsb, #width

  - ▶ **BFI** Rd, Rn, #lsb, #width

- ▶ Examples:

**BFC R4, #8, #12**

; Clear bit 8 to bit 19 (a total of 12 bits) of R4

**BFI R9, R2, #8, #12**

; Replace bit 8 to bit 19 (12 bits) of R9

; with bit 0 to bit 11 from R2.

## Bit Operators ( $\&$ , $|$ , $\sim$ ) vs Boolean Operators ( $\&\&$ , $||$ , $!$ )

---

<b>A &amp;&amp; B</b>	Boolean and	<b>A &amp; B</b>	Bitwise and
<b>A    B</b>	Boolean or	<b>A   B</b>	Bitwise or
<b>!B</b>	Boolean not	<b>~B</b>	Bitwise not

- ▶ The Boolean operators perform word-wide operations, not bitwise.
- ▶ For example,
  - ▶ “0x10 & 0x01” = 0x00, but “0x10 && 0x01” = 0x01. (2 && 1 = 1)
  - ▶ “~0x01” = 0xFFFFFFFF, but “!0x01” = 0x00. (!1 = 0)

# Saturating Instruction: **SSAT** and **USAT**

---

- ▶ Syntax:

- ▶ `op{cond} Rd, #n, Rm{, shift}`

- ▶ **SSAT** saturates a signed value to the signed range  $-2^{n-1} \leq x \leq 2^{n-1} - 1$ .

$$SAT(x) = \begin{cases} 2^{n-1} - 1 & \text{if } x > 2^{n-1} - 1 \\ -2^{n-1} & \text{if } x < -2^{n-1} \\ x & \text{otherwise} \end{cases}$$

- ▶ **USAT** saturates a signed value to the unsigned range  $0 \leq x \leq 2^n - 1$ .

$$USAT(x) = \begin{cases} 2^n - 1 & \text{if } x > 2^n - 1 \\ x & \text{otherwise} \end{cases}$$

- ▶ Examples:


- ▶ `SSAT r2, #11, r1` ; output range:  $-2^{10} \leq r2 \leq 2^{10}$

- ▶ `USAT r2, #11, r3` ; output range:  $0 \leq r2 \leq 2^{11}$




# Example of Saturation


Assume data are limited to **16** bits



Without  
saturation



With  
saturation



# Reverse Order

<b>RBIT</b> Rd, Rn	<b>Reverse bit order in a word</b> for (i = 0; i < 32; i++) Rd[i] ← RN[31- i]
<b>REV</b> Rd, Rn	<b>Reverse byte order in a word</b> Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
<b>REV16</b> Rd, Rn	<b>Reverse byte order in each half-word</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
<b>REVSH</b> Rd, Rn	<b>Reverse byte order in bottom half-word and sign extend</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

**RBIT** Rd, Rn

Rn

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Rd

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----


Example:

```
LDR  r0, =0x12345678 ; r0 = 0x12345678
RBIT r1, r0           ; Reverse bits, r1 = 0x1E6A2C48
```

# Reverse Order

<b>RBIT</b> Rd, Rn	<b>Reverse bit order in a word</b> for (i = 0; i < 32; i++) Rd[i] ← RN[31- i]
<b>REV</b> Rd, Rn	<b>Reverse byte order in a word</b> Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
<b>REV16</b> Rd, Rn	<b>Reverse byte order in each half-word</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
<b>REVSH</b> Rd, Rn	<b>Reverse byte order in bottom half-word and sign extend</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

**REV** Rd, Rn




Example:

```
LDR R0, =0x12345678 ; R0 = 0x12345678
REV R1, R0           ; R1 = 0x78563412
```

# Reverse Order

<b>RBIT</b> Rd, Rn	<b>Reverse bit order in a word</b> for (i = 0; i < 32; i++) Rd[i] ← RN[31- i]
<b>REV</b> Rd, Rn	<b>Reverse byte order in a word</b> Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
<b>REV16</b> Rd, Rn	<b>Reverse byte order in each half-word</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
<b>REVSH</b> Rd, Rn	<b>Reverse byte order in bottom half-word and sign extend</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

## **REV16** Rd, Rn




Example:

```
LDR R0, =0x12345678    ; R0 = 0x12345678
REV16 R2, R0            ; R2 = 0x34127856
```

# Reverse Order

<b>RBIT</b> Rd, Rn	<b>Reverse bit order in a word</b> for (i = 0; i < 32; i++) Rd[i] ← RN[31- i]
<b>REV</b> Rd, Rn	<b>Reverse byte order in a word</b> Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
<b>REV16</b> Rd, Rn	<b>Reverse byte order in each half-word</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
<b>REVSH</b> Rd, Rn	<b>Reverse byte order in bottom half-word and sign extend</b> Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

## **REVSH** Rd, Rn



Example:

```
LDR R0, =0x33448899    ; R0 = 0x33448899
REVSH R1, R0            ; R0 = 0xFFFF9988
```

# Sign and Zero Extension

---

```
int8_t  a = -1;    // a signed 8-bit integer,  a = 0xFF
int16_t b = -2;    // a signed 16-bit integer, b = 0xFFFE
int32_t c;         // a signed 32-bit integer

c = a;             // sign extension required, c = 0xFFFFFFFF
c = b;             // sign extension required, c = 0xFFFFFFFFE
```

# Sign and Zero Extension

<b>SXTB</b> {Rd,} Rm {,ROR #n}	<b>Sign extend a byte</b> $Rd[31:0] \leftarrow \text{Sign Extend}((Rm \text{ ROR } (8 \times n))[7:0])$
<b>SXTH</b> {Rd,} Rm {,ROR #n}	<b>Sign extend a half-word</b> $Rd[31:0] \leftarrow \text{Sign Extend}((Rm \text{ ROR } (8 \times n))[15:0])$
<b>UXTB</b> {Rd,} Rm {,ROR #n}	<b>Zero extend a byte</b> $Rd[31:0] \leftarrow \text{Zero Extend}((Rm \text{ ROR } (8 \times n))[7:0])$
<b>UXTH</b> {Rd,} Rm {,ROR #n}	<b>Zero extend a half-word</b> $Rd[31:0] \leftarrow \text{Zero Extend}((Rm \text{ ROR } (8 \times n))[15:0])$

**LDR R0, =0x55AA8765**

**SXTB R1, R0** ; R1 = 0x00000065

**SXTH R1, R0** ; R1 = 0xFFFF8765

**UXTB R1, R0** ; R1 = 0x00000065

**UXTH R1, R0** ; R1 = 0x00008765

# Move Data between Registers

---

<b>MOV</b>	$Rd \leftarrow \text{operand2}$
<b>MVN</b>	$Rd \leftarrow \text{NOT operand2}$
<b>MRS</b> $Rd, \text{spec\_reg}$	Move from special register to general register
<b>MSR</b> $\text{spec\_reg}, Rm$	Move from general register to special register

<b>MOV</b> $r4, r5$	; Copy $r5$ to $r4$
<b>MVN</b> $r4, r5$	; $r4 = \text{bitwise logical NOT of } r5$
<b>MOV</b> $r1, r2, \text{LSL } \#3$	; $r1 = r2 \ll 3$
<b>MOV</b> $r0, PC$	; Copy PC ( $r15$ ) to $r0$
<b>MOV</b> $r1, SP$	; Copy SP ( $r14$ ) to $r1$



# Move Immediate Number to Register

<b>MOVW</b> Rd, #imm16	Move Wide, $Rd \leftarrow \#imm16$
<b>MOVT</b> Rd, #imm16	Move Top, $Rd \leftarrow \#imm16 \ll 16$
<b>MOV</b> Rd, #const	Move, $Rd \leftarrow const$

Example: Load a 32-bit number into a register

```
MOVW r0, #0x4321    ; r0 = 0x00004321
MOVT r0, #0x8765     ; r0 = 0x87654321
```


Order does matter!

- **MOVW** will zero the upper halfword
- **MOVT** won't zero the lower halfword

```
MOVT r0, #0x8765     ; r0 = 0x8765xxxx
MOVW r0, #0x4321     ; r0 = 0x00004321
```

# Flexible 2<sup>nd</sup> Source Operand

---



**ADD r0, r1, Operand2**

- ▶ Add r0, r1, **r2** ;  $r0 = r1 + r2$
- ▶ Add r0, r1, **#1** ;  $r0 = r1 + 1$
- ▶ Add r0, r1, **r2 LSL #2** ;  $r0 = r1 + r2 \ll 2$

# Trick

---

- ▶ Use Barrel shifter to speed up multiplication and division

- ▶ Shifting left 1 bit multiplies a number by 2

- ▶ Examples:

- ▶  $r1 = 9 \times r0$

**ADD r1, r0, r0, LSL #3**  $\Leftrightarrow$  **MOV r2, #9** ; r2 = 9

$r0 + r0 \ll 3 = r0 + 8 \times r0$  **MUL r1, r0, r2** ; r1 = r0 \* 9

**ADD r1, r0, r0, LSR #3**

; r1 = r0 + r0 >> 3 = r0 + r0/8 (unsigned)

**ADD r1, r0, r0, ASR #3**

; r1 = r0 + r0 >> 3 = r0 + r0/8 (signed)

# Barrel Shifter

Logical Shift Left (**LSL**)



Logical Shift Right (**LSR**)




Rotate Right Extended (**RRX**)



Arithmetic Shift Right (**ASR**)



Rotate Right (**ROR**)








Why is there rotate right but no rotate left?

Rotate left can be replaced by a rotate right with a different rotate offset.

# Updating APSR Flags

- If “S” is present, the instruction update flags. Otherwise, the flags are not updated.
- Let R be the final 32-bit result

N	Z	C	V
R<31>	IsZeroBit(R)	carry	unchanged



# Shift Operations

## Logical Shift Left (LSL)



**LSL {S} Rd, Rn, <shift>**

moves all the bits of a register by  $n$  positions to the **left** and inserts  $n$  zeros in the right end

$$0 \leq n \leq 31$$

### Example 1

```
; r2 = 0x0000_0001 (#1)
```

**LSL r3, r2, #3**

```
; r3 = 0x0000_0008 (#8)
```

```
; 8 = 23 * 1
```

### Example 2

```
; r2 = 0x0000_0003 (#3)
```

**LSL r3, r2, #2**

```
; r3 = 0x0000_000C (#12)
```

```
; 12 = 22 * 3
```

### Example 3

```
; r3 = 0xFFFF_0000 (#-65536)
```

**LSLS r2, r3, #1**

```
; r2 = 0xFFFE_0000 (#-131072)
```

```
; -131072 = 21 * -65536
```

**C=1, N=1, Z=0, V=not updated**

**Note:** If the suffix S is used, the carry flag is updated to the value of the last shifted bit.

# Shift Operations

## Logical Shift Right (LSR)



**LSR{S} Rd, Rn, <shift>**

moves all the bits of a register by  $n$  positions to the right and inserts  $n$  zeros in the left end

$$1 \leq n \leq 32$$

### Example 1

```
; r2 = 0x0000_0010 (#16)
```

```
LSR r1, r2, #3
```

```
; r1 = 0x0000_0002 (#2)
```

```
; 2 = 16/23
```

### Example 2

```
; r2 = 0x8000_0000 (# -2,147,483,648)
```

```
LSR r2, r2, #2
```

```
; r2 = 0x2000_0000 (# 536,870,912)
```

```
; 536,870,912 = -2,147,483,648/22
```

➡ with LSR sign bit is lost !

### Example 3

```
; r2 = 0x0000_0001 (#1)
```

```
LSRS r3, r2, #1
```

```
; r3 = 0x0000_0000 (#0)
```

```
; 0 = 1/21
```

C=1, N=0, Z=1, V=not updated

**Note:** If the suffix S is used, the carry flag is updated to the value of the last shifted bit.

# Shift Operations

## Arithmetic Shift Right (ASR)



**ASR{S} Rd, Rn, <shift>**

moves all the bits of a register by  $n$  positions to the **right** and inserts  $n$  copies of the sign bit in the left end

$$1 \leq n \leq 32$$

### Example 1

```
; r0 = 0xFFF8_0000 (-524288)
```

```
ASR r1, r0, #3
```

```
; r1 = 0xFFFF_0000 (-65536)
```

```
; -65536 = -524288/23
```

ASR is equivalent to signed integer division

### Example 2

```
; r2 = 0x8000_0000 (-2,147,483,648)
```

```
ASR r2, r2, #2
```

```
; r2 = 0xE000_0000 (# -536,870,912)
```

```
; -536,870,912 = -2,147,483,648/22
```

### Example 3

```
; r2 = 0xFFFF_F001 (#-4095)
```

```
ASRS r3, r2, #1
```

```
; r3 = 0xFFFF_F800 (#-2048)
```

```
; -2048 = -4096/21
```

C=1, N=1, Z=0, V=not updated

**Note:** If the suffix S is used, the carry flag is updated to the value of the last shifted bit.



# Rotate Operations

## Rotate Right (ROR)



**ROR{S} Rd, Rn, <shift>**

Circular shifts of all the bits of a register by  $n$  positions to the **right** as if the right end of the register is joined with its left end. The last shifted bit updates the carry bit

$$1 \leq n \leq 31$$

### Example 1

```
; r2 = 0x0008_0000
```

```
ROR r2, r2, #10
```

```
; r2 = 0x0000_0200
```

### Example 2: rotate **left** by 12 bits

```
; r0 = 0xF000_0000
```

```
ROR r2, r0, #20
```

```
; r2 = 0x0000_0F00
```

Rotate left by  $m$  bits is equivalent to rotate right  
ROR by  $32-m$  bits

### Example 3

```
; r2 = 0xF0F0_F001
```

```
; r1 = 0x0000_000E
```

```
RORS r3, r2, r1
```


```
; r3 = 0xC007_C3C3
```

**C=1, N=1, Z=0, V=not updated**

**Note:** If the suffix S is used, the carry flag is updated to the value of the last shifted bit.

# Rotate Operations

## Rotate Right Extended (RRX)



**RRX{S} Rd, Rn**

This is a one-bit rotate instruction.

### Example 1

```
; r2 = 0x0008_0003, c = 1
```

```
RRX r2, r2
```

```
; r2 = 0x8004_0001, c = 1
```

### Example 2:

```
; r2 = 0xF000_0001, c = 0
```

```
RRX r1, r2
```

```
; r1 = 0x7800_0000, c = 0
```

### Example 3

```
; r2 = 0xF0F0_F001, c = 0
```

```
RRXS r3, r2
```

```
; r3 = 0x7878_7800, c = 1
```

C=1, N=0, Z=0, V= not updated

**Note:** the carry flag is updated by b0 only if the suffix S is used, otherwise it keeps its original value

# Quiz 1: ANDS

---

```
LDR    r0, =0xFFFFFFFF00  
LDR    r1, =0x00000001  
ANDSS r2, r1, r0, LSL #1
```

N = ?, Z = ?, C = ?, V = ?

# Quiz 1: ANDS

```
LDR  r0, =0xFFFFFFFF00
LDR  r1, =0x00000001
ANDS r2, r1, r0, LSL #1
```

Update carry flag

N = 0, Z = 1, C = 1, V = 0

**AND{S}<c><q> {<Rd>}, <Rn>, <Rm> {,<shift>}**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = R[n] AND shifted;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged
```

## Quiz 2: ADDS

---

```
LDR    r0, =0xFFFFFFFF00  
LDR    r1, =0x00000001  
ADDS   r2, r1, r0, LSL #1
```

N = ?, Z = ?, C = ?, V = ?

## Quiz 2: ADDS

```
LDR  r0, =0xFFFFFFFF00
LDR  r1, =0x00000001
ADDS r2, r1, r0, LSL #1
```

Does NOT update carry flag

N = 1, Z = 0, C = 0, V = 0


**ADD{S}<c><q> {<Rd>}, <Rn>, <Rm> {,<shift>}**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, '0');
    if d == 15 then
        ALUWritePC(result); // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
            APSR.C = carry;
            APSR.V = overflow;
```

*ARMv7-M Architecture Reference Manual*

# Implementation of Barrel Shifter


---



Can we shift or shift or rotate **n** bits within a single clock cycle?

# Implementation of Barrel Shifter

Typically, Barrel shifters are implemented as a cascade of parallel 2-to-1 multiplexers.




$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	$D_3$	$D_2$	$D_1$	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_1$
1	0	$D_1$	$D_0$	$D_3$	$D_2$
1	1	$D_2$	$D_1$	$D_0$	$D_3$

Example four-bit Barrel shifter that performs **rotate right**



# Implementation of Barrel Shifter

Example:  $S_1S_0 = 00$




$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	$D_3$	$D_2$	$D_1$	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_1$
1	0	$D_1$	$D_0$	$D_3$	$D_2$
1	1	$D_2$	$D_1$	$D_0$	$D_3$

Example four-bit Barrel shifter that performs **rotate right**

# Implementation of Barrel Shifter

Example:  $S_1S_0 = 01$




$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	$D_3$	$D_2$	$D_1$	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_1$
1	0	$D_1$	$D_0$	$D_3$	$D_2$
1	1	$D_2$	$D_1$	$D_0$	$D_3$

Example four-bit Barrel shifter that performs **rotate right**

# Implementation of Barrel Shifter

Example:  $S_1S_0 = 10$




$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	$D_3$	$D_2$	$D_1$	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_1$
1	0	$D_1$	$D_0$	$D_3$	$D_2$
1	1	$D_2$	$D_1$	$D_0$	$D_3$

Example four-bit Barrel shifter that performs **rotate right**

# Implementation of Barrel Shifter

Example:  $S_1S_0 = 11$



$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	$D_3$	$D_2$	$D_1$	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_1$
1	0	$D_1$	$D_0$	$D_3$	$D_2$
1	1	$D_2$	$D_1$	$D_0$	$D_3$

Example four-bit Barrel shifter that performs **rotate right**

## Set a Bit in C

---

$$a \mid= (1 \ll k)$$

or

$$a = a \mid (1 \ll k)$$

Example:  $k = 5$

a	$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$
$1 \ll k$	0	0	1	0	0	0	0	0
$a \mid (1 \ll k)$	$a_7$	$a_6$	1	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$

*The other bits should not be affected.*

# Set a Bit in Assembly

---

**a |= (1 << 5)**

## Solution 1:

```
MOVS r4, #1      ; r4 = 1
LSLS r4, r4, #5   ; r4 = 1<<5
ORRS r0, r0, r4  ; r0 = r0 | 1<<5
```

## Solution 2:

```
MOVS r4, #1      ; r4 = 1
ORRS r0, r0, r4, LSL #5 ; r0 = r0 | 1<<5
```

# Clear a Bit in C

---

$$a \ \&= \ \sim(1 \ll k)$$

Example:  $k = 5$

a	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>
$\sim(1 \ll k)$	1	1	0	1	1	1	1	1
$a \ \& \ \sim(1 \ll k)$	a <sub>7</sub>	a <sub>6</sub>	0	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>

*The other bits should not be affected.*

# Clear a Bit in Assembly

---

**a &= ~(1<<5)**

## Solution 1:

```
MOVS r4, #1      ; r4 = 1
LSLS r4, r4, #5   ; r4 = 1<<5
MVNS r4, r4       ; r4 = not (1<<5)
ANDS r0, r0, r4  ; r0 = r0 & not (1<<5)
```

## Solution 2:

```
MOVS r4, #1      ; r4 = 1
MVNS r4, r4, LSL #5 ; r4 = not (1<<5)
ANDS r0, r0, r4  ; r0 = r0 & not (1<<5)
```

## Solution 3:

```
MOVS r4, #1      ; r4 = 1
BICS r0, r0, r4, LSL #5 ; r0 = r0 & not (1<<5)
```



# Toggle a Bit in C

Without knowing the initial value, a bit can be toggled by XORing it with a “1”

$$a \oplus= 1 \ll k$$

Example:  $k = 5$

$a$	$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$
$1 \ll k$	0	0	1	0	0	0	0	0
$a \oplus (1 \ll k)$	$a_7$	$a_6$	NOT( $a_5$ )	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$

Truth table of  
Exclusive OR

$m$	$n$	$m \oplus n$
0	0	0
0	1	1
1	0	1
1	1	0


# Toggle a Bit in Assembly

---

**a ^= 1<<5**


**Solution:**

```
MOVS r4, #1           ; r4 = 1
EORS r0, r0, r4, LSL #5 ; r0 = r0 ^ 1<<5
```




- 67

# Clear all unmasked bits




A value of 1 masks the corresponding data bit.




# Data &= Mask;

# Clear all masked bits



**Data &= ~Mask;**


# Set all masked bits



**Data |= Mask;**



A value of 1 masks the corresponding data bit.



# Data ^= Mask;