Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 4 ARM Arithmetic and Logic Instructions Exercises

Z. Gu

Fall 2025

Summary of Carry and Overflow Flags

Bit	Name	Meaning after add or sub
N	negative	result is negative
Z	zero	result is zero
٧	overflow	signed overflow
С	carry	unsigned overflow

Carry flag C = I upon an <u>unsigned</u> addition if the answer is wrong (true result > 2^n -I)

Carry flag C = 0 (Borrow flag = I) upon an <u>unsigned</u> subtraction if the answer is wrong (true result < 0)

Overflow flag V = I upon a <u>signed</u> addition if the answer is wrong (true result > 2^{n-1} -I or true result < -2^{n-1})



CPSR (Current Program Status Register)



References

- Lecture 2: Carry flag for unsigned addition and subtraction
 - https://www.youtube.com/watch?v=MxGW2WurKuM&list=PL RJhV4hUhlymmp5CCelFPyxbknsdcXCc8&index=2
- Lecture 3: Overflow flag for signed addition and subtraction
 - https://www.youtube.com/watch?v=Bln6iyYlGio&list=PLRJhV4h Uhlymmp5CCelFPyxbknsdcXCc8&index=3



Flags ANDS

What are value of r2, and NZCV flags after execution, assuming all flags are initially 0.

```
LDR r0, =0xFFFFFFF00
LDR r1, =0x00000001
ANDS r2, r1, r0, LSL #1
```

Flags ADDS

What are value of r2, and NZCV flags after execution, assuming all flags are initially 0.

```
LDR r0, =0xFFFFFFF00
LDR r1, =0x00000001
ADDS r2, r1, r0, LSL #1
```

r0	0×fffffff
rl	0×00000001
r2	0×00000003
r3	0xffffff0

Flags

- Suppose registers have the following values:
- What are value of r4, and NZCV flags after execution, assuming all flags are initially 0. (Each instruction runs individually.)
- (a) ADD r4, r0, r2, ASR #3
- ▶ (b) ADDS r4, r0, r1
- ▶ (c) LSRS r4, r0, #1
- (d) ANDS r4, r0, r3
- ▶ (e) CMP r2, #3



Barrel Shifter: Explanations

- LSL (logical shift left): shifts left, fills zeros on the right; C gets the last bit shifted out of bit 31. This is multiply by 2^n for non-overflowing values.
- LSR (logical shift right): shifts right, fills zeros on the left; C gets the last bit shifted out of bit 0. This is unsigned division by 2^n .
- ASR (arithmetic shift right): shifts right, fills the sign bit on the left to preserving the sign; C gets the last bit shifted out of bit 0. This is signed division by 2^n with sign extension
- ▶ ROR (rotate right): rotates bits right with wraparound; bits leaving bit 0 re-enter at bit 31, and C receives the bit that wrapped. This is a pure rotation without data loss.
- RRX (rotate right extended): rotates right by one through the carry flag, treating C as a 33rd bit; new bit 31 comes from old C, and C receives old bit 0.

Arithmetic with Shifts

- Assuimg 32-bit registers:
- ▶ Q1:
 - ► LDR r0, =0×00000007
 - MOV r0, r0, LSL 7
- Q2:
 - ► LDR r0, =0×00000400
 - MOV r0, r0, LSR 2
- Q3:
 - ▶ LDR r0, =0×FFFFC000
 - MOV r0, r0, LSR 2
- Q4:
 - ▶ LDR r0, =0×FFFFC000
 - MOV r0, r0, ASR 2
- **Q**5:
 - ▶ LDR r0, =0×00000007
 - MOV r0, r0, ROR 2

Assembly Programming

- Write ARMv7 assembly for pseudocode
 - rl = (r0 >> 4) & 15