ARM Cortex-M Interrupt

Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Dr. Yifeng Zhu

Polling *vs* Interrupt

STM32L4 Discovery Kit




Polling:

You pick up the phone every few seconds to check whether you are getting a call.

Interrupt:

Do whatever you should do and pick up the phone when it rings.




```
// Polling method
while (1) {
    read_button_input;
    if (pushed)
        exit;
}


turn_on_LED;
```

```
// Interrupt method
interrupt_handler(){
  turn_on_LED;
  exit;
}
```

Memory Map of Cortex-M4




Data Memory




One Byte (8 bits)

Instruction Memory



One Byte (8 bits)

Interrupt Vector Table



Address of ISR 1


Interrupt Vector Table


Interrupt Number (8 bits)	Memory Address of ISR (32 bits)
1	Interrupt Service Routine for interrupt 1
2	Interrupt Service Routine for interrupt 2
3	Interrupt Service Routine for interrupt 3
4	Interrupt Service Routine for interrupt 4
5	Interrupt Service Routine for interrupt 5


When interrupt x is triggered, jump to the ISR for interrupt x. $(1 \le x \le 255)$


._____


Interrupt Vector Table















































































DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	(0	0	0	0
Pending Register	8	0	0	0	0
Priority Register	3	4	7	5	3







DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	(3)	0	0	1	0
Pending Register	8	0	0	0	0
Priority Register	3	4	7	5	3







DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	8	0	0	1	0
Pending Register	1	0	0	0	0
Priority Register	3	4	7	5	3
, regiocol			•		







DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	1	0	0	1	0
Pending Register	<u>8</u>	0	0	0	0
Priority Register	3	4	7	5	3







DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	3	0	0	0	0
Priority Register	3	4	7	5	3






DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	(3)	0	0	1	0
Pending Register	8	0	0	0	0
Priority Register	3	4	7	5	3






DMA1_Channel2				EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	8	0	0	0	0
Pending Register	<u>8</u>	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Tail Chaining

- \rightarrow EXTI3 \rightarrow ISR 9
- \blacktriangleright EXTI4 \rightarrow ISR IO
- Suppose EXTI4 has less urgency than EXTI3.
 - EXTI4 has a higher numeric priority value than EXTI3.



12 cycles



References

- Lecture 9: Interrupts
 - https://www.youtube.com/watch?v=uFBNf7F3I60&list=PLRJhV4hUhlymmp5CCelFPyxb knsdcXCc8&index=9