Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 5 Memory Access

Z. Gu

Fall 2025

Acknowledgement: Lecture slides based on Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C, University of Maine https://web.eece.maine.edu/~zhu/book/

Overview

- How data is organized in memory?
 - Big Endian vs Little Endian
- How data is addressed?
 - Register offset

```
> LDR r1, [r0, r3] ; offset = r3
> LDR r1, [r0, r3, LSL #2]; offset = r3 * 4
```

Immediate offset


```
▶ Pre-index: LDR r1, [r0, #4]
```

- ▶ Post-index: LDR r1, [r0], #4
- ▶ Pre-index with update: LDR r1, [r0, #4]!

Logic View of Memory


- By grouping bits together we can store more values
 - ▶ 8 bits = 1 byte
 - ▶ 16 bits = 2 bytes = 1 halfword
 - 32 bits = 4 bytes = 1 word
- From software perspective, memory is an addressable array of bytes.
 - The byte stored at the memory address 0x20000004 is 0b10000100

Computer memory is byte-addressable!




Logic View of Memory

- When we refer to memory locations by address, we can only do so in units of bytes, halfwords or words
- Words
 - > 32 bits = 4 bytes = 1 word = 2 halfwords
 - A word can only be stored at an address that's divisible by 4 (Word-address mod 4 = 0, binary address ends with 00)
 - Memory address of a word is the lowest address of all four bytes in that word.
 - Two words at addresses: 0x20000000 and 0x20000004
 - A halfword can only be stored at an address that's divisible by 2 (Halfword-address mod 2 = 0, binary address ends with 0)
 - Memory address of a halfword is the lowest address of all 2 bytes in that word.




Logic View of Memory

- Halfwords
 - ▶ 16 bits = 2 bytes = 1 halfword
 - The right diagram has four halfwords at addresses of:
 - 0x20000000
 - 0x20000002
 - 0x20000004
 - ▶ 0x20000006



Quiz


Memory



Quiz ANS

Memory

		J	
	Offset = 12	X[3]	0015 0014 0013
uint32_t X[4];			0012
			0011
What are their memory	0551	X[2]	0010
address offsets?	Offset = 8	\[Z]	0009
address offsets:			8000
			0007
If the array starts at address pAddr = 0000,	Offsot - 1	X[1]	0006
 Memory address of X[0] is pAddr = 0000 	Oliset - 4		0005
• Memory address of X[1] is pAddr + 4 = 0004			0004
 Memory address of X[2] is pAddr + 8 = 0008 Memory address of X[3] is pAddr + 12 = 0012 			0003
	Offset = 0	X[0]	0002
Sequential words are at addresses incrementing by 4, since each array element			0001
of type uint32_t is 4 bytes (32 bits)			0000
> 7		 	Offset of bytes
		1 byte	or pares






Gulliver's Travels (by Jonathan Swift, published in 1726):

- Two religious sects of Lilliputians
- The Little-Endians crack open their eggs from the little end
- The Big-Endians break their on the big end

Endian: byte order, not bit order!

High address



MSB Little Endian LSB LSB is at

LSB Big Endian MSB


lower address

MSB is at lower address

Low address

Little-Endian

High address



 $uint32_t = 0x87654321$

Reading from the top

byte 3 byte 2 byte 1 byte 0


0x87	0 x 65	0x43	0x21
------	---------------	------	------

byte 0 byte 1 byte 2 byte 3

Reading from the bottom


Big-Endian

High address




Low address

- Little Endian
 - Least significant byte (LSB) is stored at least address of a word



- Little Endian
 - Least significant byte (LSB) is stored at lowest (least) address of a word
- Big Endian
 - Most significant byte (MSB) is stored at lowest (least) address of a word
- Regardless of endianness, the address of a word is defined as the lowest address of all bytes it occupies.
- ARM is Little Endian by default.
 - It can be made Big Endian by configuration.



Endianness Example

Little-Endian

LSB is at lower address

Big-Endian

MSB is at lower

address	Memory	value
addi C33	Offset	(LSB) (MSB)
	=====	========
uint8_t a = 1;	0x0000	01 02 00 FF
uint8_t b = 2;		
uint16_t c = 255; // 0x00FF		
uint32 t $d = 0x12345678$;	0x0004	12 34 56 78

 For uint8_t a and b, each with size of I Byte: No difference

Little-endian:

- For uint16_t c with size of 2 Bytes: LSB FF is at lower address and MSB 00 is at higher address
- For uint32_t d with size of 4 Bytes: LSB 78 is at lower address and MSB 12 is at higher address.

Big-endian:

- For uint16_t c with size of 2 Bytes: LSB FF is at higher address and MSB 00 is at lower address
- For uint32_t d with size of 4 Bytes: LSB 78 is at higher address and MSB 12 is at lower address.

Example

If Big-Endian is used, the word stored at address 0x20008000 is



If Little-Endian is used, the word stored at address 0x20008000 is

Memory	
Address	

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0xA7

0x90

0x8C

0xEE

Example

If Big-Endian is used, the word stored at address 0x20008000 is

0xEE8C90A7

If Little-Endian is used, the word stored at address 0x20008000 is

0xA7908CEE

Endianness specifies byte order, not bit order in a byte!

Memory	Memory
Address	Data
0x20008003	0xA7
0x20008002	0x90
0x20008001	0x8C
0x20008000	0xEE

Data Alignment

- Assume a byte-addressable memory with a data bus that is 32 bits (4 bytes) wide
- Consider 16 bytes of memory (addresses 0 to 15) arranged as four 32-bit words (4 bytes each)

Address 15	Address 14	Address 13	Address 12
Address 11	Address 10	Address 9	Address 8
Address 7 (MSbyte)	Address 6	Address 5	Address 4 (LSbyte)
Address 3	Address 2	Address 1	Address 0

Well-aligned: each word begins on a mod-4 address, which can be read in a single memory cycle

The first read cycle would retrieve 4 bytes from addresses 4 through 7; of these, the bytes from addresses 4 and 5 are discarded, and those from addresses 6 and 7 are moved to the far right;

The second read cycle retrieves 4 bytes from addresses 8 through 11; the bytes from addresses 10 and 11 are discarded, and those from addresses 8 and 9 are moved to the far left;

Finally, the two halves are combined to form the desired 32-bit operand.

Address 15	Address 14	Address 13	Address 12
Address 11	Address 10	Address 9 (MSbyte)	Address 8
Address 7	Address 6 (LSbyte)	Address 5	Address 4
Address 3	Address 2	Address 1	Address 0

Ill-aligned: a word begins on address 6, not a mod-4 address, which can be read in 2 memory cycles

				Address 7	Address 6 (LSbyte)
	Address 9 (MSbyte)	Address 8			
_	Address 9 (MSbyte)	Address 8	Addres	ss 7 Addre	ss 6 (LSbyte)

Load-Modify-Store

C statement

$$x = x + 1;$$

Assume variable X resides in memory and is a 32-bit integer


```
; Assume the memory address of x is stored in r1

LDR r0, [r1] ; load value of x from memory

ADD r0, r0, #1 ; x = x + 1

STR r0, [r1] ; store x into memory
```

3 Steps: Load, Modify, Store



Load Instructions

```
LDR rt, [rs]
 Read from memory
 Mnemonic: LoaD to Register (LDR)
 rs specifies the memory address
 rt holds the 32-bit value fetched from memory
 For Example:
     : Assume r0 = 0x08200004
     ; Load a word:
     LDR r1, [r0]; r1 = Memory.word[0x08200004]
```

Store Instructions

```
STR rt, [rs]
 Write into memory
 Mnemonic: STore from Register (STR)
 rs specifies memory address
 ▶ Save the content of rt into memory
 For Example:
     ; Assume r0 = 0x08200004
     ; Store a word
     STR r1, [r0] ; Memory.word[0x08200004] = r1
```

Load/Store a Byte, Halfword, Word

LDRxxx R0, [R1]

; Load data from memory into a 32-bit register

LDR	Load Word	uint32_t/int32_t	unsigned or signed int
LDR	Load Byte	uint8_t	unsigned char
LDRH	Load Halfword	uint16_t	unsigned short int
LDRSB	Load Signed Byte	int8_t	signed char
LDRSH	Load Signed Halfword	int16_t	signed short int

STRxxx R0, [R1]


; Store data extracted from a 32-bit register into memory

STR	Store Word	uint32_t/int32_t	unsigned or signed int
STRB	Store Lower Byte	uint8_t/int8_t	unsigned or signed char
STRH	Store Lower Halfword	uint16_t/int16_t	unsigned or signed short

Load a Byte, Half-word, Word


Load a Byte

LDRB r1, [r0]



Load a Halfword


LDRH r1, [r0]



Load a Word

LDR r1, [r0]






LDRH "Load Register Halfword": it loads a 16-bit halfword value from the memory address pointed to by register r0 into register r1. The loaded 16-bit value is zero-extended to fill the 32-bit register r1. This means the upper 16 bits of r1 will be set to zero regardless of the halfword data. LDRB "Load Register Byte": it loads 8-bit byte value from the memory address pointed to by

register r0 into register r1, and zero-extends it.

Sign Extension


Load a Signed Byte


LDRSB r1, [r0]



Load a Signed Halfword

LDRSH r1, [r0]





LDRSH "Load Register Signed Halfword"
LDRSB "Load Register Signed Byte"
Similar to LDRH and LDRB, except each signextends the value to fill the 32-bit register, not zero-extend. Facilitate subsequent 32-bit signed arithmetic.

Address Modes: Offset in Register

- Address accessed by LDR/STR is specified by a base register plus an offset
- Offset can be hold in a register

LDR r0, [r1,r2]

- ▶ Base memory address hold in register r1
- ▶ Offset hold r2
- ▶ Target address = r1 + r2

LDR r0, [r1, r2, LSL #2]

- ▶ Base memory address hold in register r1
- ▶ Offset = r2, LSL #2
- ▶ Target address = r1 + r2 * 4

Address Modes: Immediate Offset

- Address accessed by LDR/STR is specified by a base register plus an offset
- Offset can be an immediate value

LDR r0, [r1, #8]

- ▶ Base memory address hold in register r1
- ▶ Offset is an immediate value
- ▶ Target address = r1 + 8

Three modes for immediate offset:

- Pre-index,
- Post-index,
- Pre-index with Update

Addressing Mode: Pre-index vs Post-index

Pre-index

Post-index

Pre-index with Update

The table assumes r0 =0x100, offset = 4 bytes (#4)

Mode	Address used for Load	Base register update	Example (r0=0x100)
Pre-index LDR r1, [r0, #4]	r0 + offset (0x104)	No	rI = data[0x104]; r0 = 0x100
Post-index LDR r1, [r0], #4	r0 (0x100)	Yes, after load	rI = data[0x100]; r0 = 0x104
Pre-index w/ Update LDR r1, [r0, #4]!	r0 + offset (0x104)	Yes, before load	rI = data[0x104]; r0 = 0x104

Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000 Offset: range is -255 to +255

Memory Address	Memory Data
0x20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0x20008001	0x2E
0x20008000	0x1F

- Calculates address by adding the offset (here, #4) to the base register (r0) before the load. Loads data from the resulting address r0+4 into r1. The base register (r0) is not updated.
- Example: instruction
 accesses memory at r0
 + 4 = 0x20008004, but
 r0 remains to be
 0x20008000 after
 execution.

Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000 Offset: range is -255 to +255

Memory Address	Memory Data
0×20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0x20008001	0x2E
0x20008000	0x1F


r0

0x20008000

Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000


Offset: range is -255 to +255



Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000

Offset: range is -255 to +255



Accessing an Array

C code

```
uint32_t array[10];
array[0] += 5;
array[1] += 5;
```

Assume the memory address of the array starts at 0x20008000.

Pre-index

Assume r0 = 0x20008000.

Post-index

Post-Index: LDR r1, [r0], #4

Assume: r0 = 0x20008000

Offset: range is -255 to +255

Memory Address	Memory Data
0x20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0x20008001	0x2E
0x20008000	0x1F

- Loads data from the address currently in r0 into r1. After the load, updates the base register (r0) by adding the offset (#4).
- Example: instruction
 accesses memory at r0
 = 0x20008000, then
 increments r0 by the
 offset of 4 to r0 + 4 =
 0x20008004 after
 execution.

Post-index

Post-Index: LDR r1, [r0], #4

Assume: r0 = 0x20008000

→ Offset: range is -255 to +255


Memory Address	Memory Data
0x20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0x20008001	0x2E
0x20008000	0x1F

0x20008000

Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000


Offset: range is -255 to +255



Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000

Offset: range is -255 to +255



Pre-index with Update


Pre-Index with Update: LDR r1, [r0, #4]!

Assume: r0 = 0x20008000


Memory Memory Address Data 0x20008007 0x88 0x20008006 0x79 0x6A 0x20008005 0x20008004 0x5B 0x20008003 0x4C 0x20008002 0x3D 0x2F 0x20008001 0x1F 0x20008000

Offset: range is
 -255 to +255

- First, adds the offset
 (#4) to the base
 register (r0), then
 loads from this
 updated address r0 +
 4. Base register r0 is
 set to r0 + 4
 afterwards.
- Example: instruction
 accesses memory at r0
 + 4 = 0x20008004, and
 also sets r0 to
 0x20008004 after
 execution.



Pre-index



Summary of Pre-index and Post-index

Index Format	Example	Equivalent	
Pre-index	LDR r1, [r0, #4]	$r1 \leftarrow memory[r0 + 4],$	
		r0 is unchanged	
Pre-index	LDR r1, [r0, #4]!	$r1 \leftarrow memory[r0 + 4]$	
with update		$r0 \leftarrow r0 + 4$	
Post-index	LDR r1, [r0], #4	r1 ← memory[r0]	
		$r0 \leftarrow r0 + 4$	

In ARM Cortex-M/Thumb instruction set, for halfword and signed byte/halfword load/store instructions, the offset is an unsigned 8-bit immediate (0-255), and the U bit selects addition or subtraction, yielding an effective signed range of [-255, +255] around the base register.

In ARM (A32) instruction set, for word and unsigned byte LDR/STR, the immediate is typically a 12-bit unsigned value (0-4095, with an effective signed range of [-4095, +4095]

Example (Little-Endian ordering)

```
LDRH r1, [r0]; r0 = 0x20008000
```

r1 before load

0x12345678

r1 after load

Memory Address

0x20008003

0x20008002

0x20008001

0x20008000

Memory

Data

0x89

0xAB

0xCD

Example ANS (Little-Endian ordering)

LDRH r1, [r0]; r0 = 0x20008000

r1 before load

0x12345678

r1 after load

0x0000CDEF

Memory Address

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0x89

0xAB

0xCD

Example (Endianness does not matter for single byte)

LDRSB r1, [r0];
$$r0 = 0x20008000$$

r1 before load

0x12345678

r1 after load

Memory Address

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0x89

0xAB

0xCD

Example ANS (Endianness does not matter for single byte)

LDRSB r1, [r0];
$$r0 = 0x20008000$$

r1 before load

0x12345678

r1 after load

OXFFFFFFF

Memory **Address**

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0x89

0xAB

0xCD

Example (Little-Endian ordering)

```
STR r1, [r0, #4]; r0 = 0x20008000, r1=0x76543210
```

r0 before the store

0x20008000

r0 after the store

Memory Address	Memory Data
0×20008007	0x00
0x20008006	0x00
0x20008005	0x00
0x20008004	0x00
0x20008003	0x00
0x20008002	0x00
0×20008001	0x00
r0 🔷 0×20008000	0x00

Example ANS (Little-Endian ordering)

STR r1, [r0, #4]; r0 = 0x20008000, r1=0x76543210

r0 before store

0x20008000

r0 after store

0x20008000

Memory Address	Memory Data
0×20008007	0x76
0×20008006	0x54
0x20008005	0x32
0×20008004	0x10
0x20008003	0x00
0x20008002	0x00
0×20008001	0x00
r0 ⇒0×20008000	0x00

Example (Little-Endian ordering)

STR r1, [r0], #4; r0 = 0x20008000, r1=0x76543210

r0 before store

0x20008000

r0 after store

Memory Address	Memory Data
0×20008007	0x00
0×20008006	0x00
0×20008005	0x00
0×20008004	0x00
0x20008003	0x00
0×20008002	0x00
0×20008001	0x00
r0 ⇒0x20008000	0x00

Example ANS (Little-Endian ordering)

STR r1, [r0], #4; r0 = 0x20008000, r1=0x76543210

r0 before store

0x20008000

r0 after store

0x20008004

Memory Data
0×00
0×00
0×00
0×00
0x76
0x54
0x32
0x10

Example

```
STR r1, [r0, #4]!
; r0 = 0x20008000, r1=0x76543210
```

r0 🗖

r0 before store

0x20008000

r0 after store

Memory Address	Memory Data
0×20008007	0x00
0x20008006	0x00
0x20008005	0x00
0×20008004	0x00
0x20008003	0x00
0x20008002	0x00
0x20008001	0x00
0×20008000	0x00

Example

```
STR r1, [r0, #4]!
; r0 = 0x20008000, r1=0x76543210
```

r0 before store

0x20008000

r0 after store

0x20008004

ry ı
•
l .
)
)
)
)

Addressing Modes for Load/Store Multiple Registers

```
STMxx rn{!}, {register_list}
LDMxx rn{!}, {register_list}
```

 \rightarrow xx = IA, IB, DA, or DB


Addressing Modes	Description	Instructions	
IA	Increment After	STMIA, LDMIA	
IB	Increment Before	STMIB, LDMIB	
DA	Decrement After	STMDA, LDMDA	
DB	Decrement Before	STMDB, LDMDB	

- IA: address is incremented by 4 after a word is loaded or stored.
- **IB**: address is incremented by 4 before a word is loaded or stored.
- DA: address is decremented by 4 after a word is loaded or stored.
- DB: address is decremented by 4 before a word is loaded or stored.


Load/Store Multiple Registers

- The following are synonyms.
 - STM = STMIA (Increment After) = STMEA (Empty Ascending)
 - ► LDM = LDMIA (Increment After) = LDMFD (Full Descending)
- ▶ The order in which registers are listed does not matter
 - For STM/LDM, the lowest-numbered register is stored/loaded at the lowest memory address.

Store Multiple Registers



Load Multiple Registers



Cortex-M3 & Cortex-M4 Memory Map

0.5GB

1GB

1GB

0.5GB

0.5GB

0.5GB

32-bit Memory Address


2³² bytes of memory space
 (4 GB)

 Harvard architecture: physically separated instruction memory and data memory

0xFFFFFFF Vendor Specific 0xE0100000 External Peripheral Bus 0xE0040000 Internal Peripheral Bus 0xE0000000 External Device 0xA0000000 External RAM 0x60000000 Peripheral 0x40000000 SRAM 0x20000000 Code

0x00000000

0xE00FF000	ROM table	\ I		OxFFFFFFF	
0xE00FEFFF	HOW table				
0xE0042000	External private peripheral bus		Vendor specific		
0xE0042000	ETM	\		0xE0100000	
0xE0040000	TPIU	1 }	Private peripheral bus:	0xE00FFFF	
			Debug/external	0xE0040000	
0xE003FFFF			Private peripheral bus:	0xE003FFFF	
0xE000F000	Reserved		Internal	0xE0000000	
0xE000E000	NVIC] /		0xDFFFFFF	
0xE000DFFF	Reserved] /			
0xE0003000] /	External device	Corte	
0xE0002000	FPB] /	External device		Cortex-M3
0xE0001000	DWT] /			Fixed
0xE0000000	ITM		1 GB	0xA0000000	Memory
0x43FFFFFF		٦		0x9FFFFFF	Map
UX43FFFFF	Bit-band alias		External RAM		
0x42000000	32 MB		1 GB	0x60000000	
0x41FFFFFF		1 \ 1		0x5FFFFFFF	
0x40100000	31 MB	\rfloor	Peripherals		
	Bit-band region		·		
0x40000000	0000 1 MB		0.5 GB	0x40000000	
				0x3FFFFFF	
		$\overline{}$	SRAM		
0x23FFFFFF					
	Bit-band alias		0.5 GB	0x20000000	
	22.115			0x1FFFFFF	
0x22000000	32 MB	/	Code		
0x21FFFFFF	0.4 MD				
0x20100000	31 MB	ا / ا	0.5 GB	0x00000000	
0x20000000	Bit-band region				



Pseudo-instructions

- Pseudo instruction: available to use in an assembly program, but not directly supported by hardware.
- ightharpoonup Pseudo \rightarrow not real
- Compilers translate it to one or multiple actual machine instructions
- Pseudo instructions are provided for the convenience of programmers.

LDR Pseudo-instruction

```
LDR Rt, =expr
LDR Rt, =label
```

- If the value of expr can be loaded with MOV, MVN (16-bit instruction) or MOVW (32-bit instruction), the assembler uses that instruction.
- If a valid MOV, MVN, MOVW instruction cannot be used, or if the label_expr syntax is used, the assembler places the constant in a literal pool and generates a PC-relative LDR instruction that reads the constant from the literal pool.

Software uses this pseudo instruction to set a register to some value without worrying about the size of the value.

12-bit Encoding of Immediate Numbers

- 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- MOV supports all 8-bit immediate numbers
- Range of 8-bit immediate number: 0 255
- Numbers out of this range but with some patterns can be encoded.

0000x0001x

0010x

0011x

01000

01001

01010

01011

11101

11110

11111

i:imm3:a

<const> a

- 00000000 abcdefgh 00000000 abcdefgh b abcdefgh 00000000 abcdefgh 00000000 b

00000000 00000000 00000000 abcdefgh

- abcdefgh abcdefgh abcdefgh b
- 1bcdefgh 00000000 00000000 00000000
- 01bcdefg h0000000 00000000 00000000
- 001bcdef gh000000 00000000 00000000
- 0001bcde fgh00000 00000000 00000000

- - 00000000 00000000 000001bc defgh000

b. UNPREDICTABLE if abcdefgh == 00000000.

- 00000000 00000000 0000001b cdefgh00


8-bit values shifted to other positions

- 00000000 00000000 00000001 bcdefgh0 a. In this table, the immediate constant value is shown in
- binary form, to relate abcdefgh to the encoding diagram. In assembly syntax, the immediate value is specified in the usual way (a decimal number by default).

58

Summary

- Memory address is always in terms of bytes.
- How data is organized in memory?



How data is addressed?

Addressing Format	Example	Equivalent	
Pre-index	LDR r1, [r0, #4]	r1 ← memory[r0 + 4], r0 is unchanged	
Pre-index with update	LDR r1, [r0, #4]!	$r1 \leftarrow memory[r0 + 4]$ $r0 \leftarrow r0 + 4$	
Post-Index	LDR r1, [r0], #4	r1 ← memory[r0] r0 ← r0 + 4	

References

- Lecture 22. Big Endian and Little Endian
 - https://www.youtube.com/watch?v=T1C9Kj_78ek&list=PLRJhV 4hUhlymmp5CCelFPyxbknsdcXCc8&index=22
- Lecture 23. Load and Store Instructions
 - https://www.youtube.com/watch?v=CtfV3HsHwk4&list=PLRJh V4hUhlymmp5CCelFPyxbknsdcXCc8&index=23
- Lecture 24. Addressing mode: pre-index, post-index, and pre-index with update
 - https://www.youtube.com/watch?v=zgkxPdPkxa8&list=PLRJhV4 hUhlymmp5CCelFPyxbknsdcXCc8&index=24