

Chapter 15


Timer and PWM

Z. Gu

Fall 2025

System Timer (SysTick)

- ▶ A timer is a hardware module that generates periodic clock ticks at a fixed time interval




- ▶ Example Usages:
 - ▶ To measure time elapsed, e.g., to implement a time delay function Delay (e.g., 100ms).
 - ▶ To implement periodic polling to check peripheral device status, or to implement CPU scheduler, which periodically selects a new process, from the ready queue, to run next.


System Timer (SysTick)

- ▶ System timer (SysTick) is a standard hardware component built into ARM Cortex-M.
- ▶ This hardware periodically interrupts the processor to execute the following ISR:

```
void  
SysTick_Handler(void)  
{  
    ...  
}
```



Timer: Prescaler (PSC)




- ▶ Software can change the prescaler (PSC) to allow the timer clocked at desired rate. PSC serves as a “frequency divider” that enables tradeoffs between timer resolution and timer range. Larger PSC value leads to slower timer clock rate, coarser timer resolution, and larger timer range.
- ▶ The 16-bit PSC register holds the frequency pre-scaler value in the range of $[0, 2^{16}-1=65535]$. The CPU Clock Frequency f_{CK_PSC} is divided by a constant integer, $PSC+1$, in the range of $[1, 2^{16}=65536]$, to generate the Timer Clock with frequency f_{CK_CNT} that drives the Timer Counter.
 - ▶ e.g., $PSC = 15999, f_{CK_CNT} = \frac{16\text{ MHz}}{15999+1} = 1\text{ KHz}$
- ▶ The 16-bit Auto-Reload Register (ARR) holds the maximum timer counter value.
- ▶ CPU clock and timer clock: measured in MHz/GHz; Timer Clock: measured in Hz, e.g., the Linux OS timer frequency is 100Hz (period=10ms). Since each timer interrupt triggers an ISR software execution, timer frequency should not be higher than 1KHz.

Prescaler

- ▶ Assume capture only rising edge

External
Signal



Capture every
rising edge



Capture every
2 rising edges




Capture every
4 rising edges




Example

$$f_{CK_CNT} = \frac{f_{CL_PSC}}{PSC + 1}$$




Timer: Upcounting mode, ARR = 6


$$\text{counter clock period} = \frac{1}{f_{CK_CNT}}$$




Timer: Output



Timer: Input Capture






Multi-Channel Outputs




3 Modes

- ▶ A timer can be configured in 3 modes:
 - ▶ Up-counting mode
 - ▶ Down-counting mode
 - ▶ Center-aligned counting mode (Alternating up-counting and down-counting)
- ▶ Related registers include:
 - ▶ Counter register (TIMx_CNT)
 - ▶ Prescaler register (TIMx_PSC)
 - ▶ Auto-reload register (TIMx_ARR)
 - ▶ Their values are denoted as CNT, PSC and ARR.



Up-counting Mode

ARR = 6




$$\begin{aligned}\text{Timer Period} &= (\text{ARR} + 1) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

Auto-Reload Register ARR=6. In up-counting mode, the counter counts up, from 0 to 6. When the counter is reset to 0 from 6, counter overflow occurs, and a Update event (UEV) is generated. On the next clock cycle, the counter counts up again. The Timer Period is 1+ARR clock ticks, with duration of (1+ARR)*Clock Period.

Down-counting Mode

ARR = 6




$$\begin{aligned}\text{Timer Period} &= (\text{ARR} + 1) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

ARR=6. In down-counting mode, the counter counts down, from 6 to 0. When the counter is reset to 6 from 0, counter underflow occurs, and a UEV is generated. On the next clock cycle, the counts down again. The Timer Period is 1+ARR clock ticks, with duration of (1+ARR)*Clock Period.



Center-aligned Counting Mode

ARR = 6




$$\begin{aligned}\text{Timer Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period}\end{aligned}$$

ARR=6. In center-aligned counting mode, the counter first counts up, from 0 to 6, then counts down, from 6, to 0. When the counter makes transition from 1 to 0, a UEV (Update Event) is generated. On the next clock cycle, the counter repeats the up/down counting process. The Timer Period is $2 * \text{ARR}$ clock ticks, with duration of $2 * \text{ARR} * \text{Clock Period}$.

Pulse-Width Modulation (PWM) as DAC

- ▶ A closed-loop control system consisting of a CPU-based controller (digital) interacting with a physical plant (analog) needs
 - ▶ Sensors with ADC (Analog-to-Digital Convertor) functionality to convert analog signals into digital domain, e.g., temperature, humidity...
 - ▶ Actuators with DAC (Digital-to-Analog Convertor) functionality to convert digital signals into analog domain, e.g., output voltage to control a motor
- ▶ PWM is a type of DAC. It uses a rectangular waveform to periodically switch on and off a voltage source to produce a desired average voltage output.



Pulse-Width Modulation (PWM)

- ▶ (Analog-to-Digital Convertor) The “Pulse Width” in PWM refers to the time interval when the output signal is On; the Duty Cycle is the percentage of time that the output signal is On (“the pulse width”):


$$\text{Duty Cycle} = \frac{\text{On Time } (T_{on})}{\text{Switching Period } (T_s)} = \frac{T_{on}}{T_{on} + T_{off}}$$

- ▶ Higher Duty Cycle means higher average output:


$$\text{Average Output} = \text{Duty Cycle} * \text{Output in On State}$$

Pulse-Width Modulation (PWM)

- ▶ The PWM output signal is determined by:
 - ▶ Reference signal stored in Compare and Capture Register (CCR); and the PWM mode
- ▶ PWM mode 1 (Low True): if the timer counter is ($<$ or $\leq$) reference signal stored in CCR, the PWM output is on; otherwise it is off.
 - ▶ Higher CCR $\rightarrow$ higher duty cycle
- ▶ PWM mode 2 (High True): if the timer counter is ($>$ or $\geq$) reference signal stored in CCR, the PWM output is on; otherwise it is off.
 - ▶ Higher CCR $\rightarrow$ lower duty cycle




PWM Mode Summary



Mode	Counter $< \text{or } \leq$ Reference	Counter $> \text{or } \geq$ Reference
PWM mode 1 (Low True)	Active	Inactive
PWM mode 2 (High True)	Inactive	Active

Edge-aligned Mode (Up-counting)

ARR = 6, RCR = 0




$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

$$\text{Clock Period} = 1/f_{\text{CNT}} \quad f_{\text{CNT}} = f_{\text{SOURCE}} / (1 + \text{PSC})$$



Edge-aligned Mode (down-counting)


ARR = 6, RCR = 0



$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

Center-aligned Mode

ARR = 6, RCR = 0



$$\begin{aligned}\text{Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period}\end{aligned}$$

Explanations

- ▶ We can configure the timer to repeatedly count up, count down, or, count up and down.
- ▶ In up-counting mode, auto-reload register (ARR) holds the maximum counter value, which is also called the auto-reload value. The counter counts from 0 to the auto-reload value, then restarts from 0, and generates a counter overflow event. This figure shows an example of the counter behavior when ARR is 6. In the up-counting mode, the counter rolls over and is reset when it exceeds 6. When the counter resets, it triggers a counter overflow and an update event (UEV). After that, a new period starts. The counting period is determined by the auto-reload value, as well as the clock period.
- ▶ In the down-counting mode, the counter counts from the auto-reloaded value down to 0. After the counter has reached 0, hardware automatically reloads the counter with the auto-reloaded value, and generate a counter underflow event and an UEV. The counting period of the down-counting mode is exactly the same as the counting period of the up-counting mode.
- ▶ In center-aligned mode, the counter counts from 0 to the auto-reload value minus 1, generates a counter overflow event, then counts from the auto-reload value down to 1 and generates a counter underflow event. Then it restarts counting from 0. In this mode, the counting direction changes automatically on counter overflow and underflow.


PWM Mode: Rigorous Definition

PWM Mode	Timer Counting Mode	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$

PWM Mode 1 (Low-True)

Up-counting mode, ARR = 6, CCR = 3

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$




$$\text{Duty Cycle} = \frac{CCR}{ARR + 1} = \frac{3}{7}$$

$$\begin{aligned} \text{Timer Period} &= (ARR + 1) * \text{Clock Period} \\ &= 7 * \text{Clock Period} \end{aligned}$$

PWM Mode 2 (High-True)

Up-counting mode, ARR = 6, CCR = 3

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	CNT < CCR	CNT ≥ CCR
	Down-counting	CNT ≤ CCR	CNT > CCR
Mode 2 (High True)	Up-counting	CNT ≥ CCR	CNT < CCR
	Down-counting	CNT > CCR	CNT ≤ CCR



$$\text{Duty Cycle} = 1 - \frac{\text{CCR}}{\text{ARR} + 1}$$

$$= \frac{4}{7}$$


$$\text{Timer Period} = (\text{ARR} + 1) * \text{Clock Period}$$

$$= 7 * \text{Clock Period}$$

PWM Mode 2 (High-True)

Up-counting mode, ARR = 6, CCR = 5

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	CNT < CCR	CNT ≥ CCR
	Down-counting	CNT ≤ CCR	CNT > CCR
Mode 2 (High True)	Up-counting	CNT ≥ CCR	CNT < CCR
	Down-counting	CNT > CCR	CNT ≤ CCR



$$\text{Duty Cycle} = 1 - \frac{\text{CCR}}{\text{ARR} + 1}$$

$$= \frac{2}{7}$$

$$\text{Timer Period} = (\text{ARR} + 1) * \text{Clock Period}$$


$$= 7 * \text{Clock Period}$$



PWM Mode 2 (High-True)

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$

Center-aligned mode, $ARR = 6$, $CCR = 3$



The timer counter value of 3 corresponds to different PWM outputs (on or off) depending on the phase (up-counting or down-counting)


$$\begin{aligned} \text{Duty Cycle} &= 1 - \frac{CCR}{ARR} \\ &= \frac{1}{2} \end{aligned}$$

$$\begin{aligned} \text{Timer Period} &= 2 * ARR * \text{Clock Period} \\ &= 12 * \text{Clock Period} \end{aligned}$$

PWM Mode 2 (High-True)

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	CNT < CCR	CNT ≥ CCR
	Down-counting	CNT ≤ CCR	CNT > CCR
Mode 2 (High True)	Up-counting	CNT ≥ CCR	CNT < CCR
	Down-counting	CNT > CCR	CNT ≤ CCR

Center-aligned mode, ARR = 6, CCR = 1



The timer counter value of 1 corresponds to different PWM outputs (on or off) depending on the phase (up-counting or down-counting)

$$\text{Duty Cycle} = 1 - \frac{\text{CCR}}{\text{ARR}}$$


$$= \frac{5}{6}$$

$$\begin{aligned} \text{Timer Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period} \end{aligned}$$

PWM Mode 1: Left Edge-aligned

Up-counting mode, ARR = 6, CCR = 3

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$




All rising edges occur at the same time!

In the up-counting mode, when multiple PWM signals are generated by the same timer, the PWM pulses are **left edge aligned**, because all rising edges are aligned to the left side of the PWM period.

PWM Mode 2: Right Edge-aligned

Up-counting mode, ARR = 6, CCR = 3

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$




In the down-counting mode, when multiple PWM signals are generated by the same timer, the PWM pulses are **right edge aligned**, because all falling edges are aligned to the right side of the PWM period.

PWM Mode 2: Center aligned

Center-aligned counting mode, $ARR = 6, CCR = 3$

PWM	Timer Counting	On	Off
Mode 1 (Low True)	Up-counting	$CNT < CCR$	$CNT \geq CCR$
	Down-counting	$CNT \leq CCR$	$CNT > CCR$
Mode 2 (High True)	Up-counting	$CNT \geq CCR$	$CNT < CCR$
	Down-counting	$CNT > CCR$	$CNT \leq CCR$



PWM signals are center aligned!

In the center-aligned counting mode, when multiple PWM signals are generated by the same timer, the PWM pulses are **center aligned**, because their centers are aligned with peaks of the timer counter.

PWM Pulse Alignment

PWM Mode	Timer Counting Mode	Pulse Alignment
Mode 1 (Low True)	Up-counting	Left edge
	Down-counting	Right edge
	Center-aligned Counting	Center aligned
Mode 2 (High True)	Up-counting	Right edge
	Down-counting	Left edge
	Center-aligned Counting	Center aligned

PWM Output Polarity

- ▶ Each timer has two PWM modes, Mode 1 and Mode 2. These two modes are complementary to each other. However, software can select the output polarity by writing the CCxP bit in the CCER register.
- ▶ Software can select either active high or active low. If it is active high, the output is high voltage for the active state, and low voltage for the inactive state. On the other hand, for active low, the output is low voltage for the active state, and high voltage for the inactive state.

Mode	Counter < CCR	Counter ≥ CCR
PWM mode 1 (Low True)	Active	Inactive
PWM mode 2 (High True)	Inactive	Active

Output Polarity	Active	Inactive
Active High	High Voltage	Low Voltage
Active Low	Low Voltage	High Voltage

-
- ▶ Each timer has two PWM modes, Mode 1 and Mode 2. These two modes are complementary to each other. However, software can select the output polarity by writing the CCxP bit in the CCER register.
 - ▶ Software can select either active high or active low. If it is active high, the output is high voltage for the active state, and low voltage for the inactive state. On the other hand, for active low, the output is low voltage for the active state, and high voltage for the inactive state.

Summary of Equations

- ▶ Timer clock frequency f_{CK_CNT} vs. CPU Clock Frequency f_{SOURCE}

$$f_{CK_CNT} = \frac{f_{SOURCE}}{PSC + 1}$$

- ▶ Timer frequency f_{Timer} with up-counting or down-counting mode:

$$f_{Timer} = \frac{f_{CK_CNT}}{ARR + 1}; \text{Timer Period} = \frac{ARR + 1}{f_{CK_CNT}} = (ARR + 1) * \text{Clock Period}$$

- ▶ Timer frequency f_{Timer} with center-aligned counting mode:

$$f_{Timer} = \frac{f_{CK_CNT}}{2 * ARR}; \text{Timer Period} = (2 * ARR) * \text{Clock Period}$$

- ▶ PWM duty cycle for Mode 1 (Low-True):

$$\text{Duty Cycle} = \frac{CCR}{ARR + 1}$$

- ▶ PWM duty cycle for Mode 2 (High-True):

$$\text{Duty Cycle} = 1 - \frac{CCR}{ARR + 1}$$