


Chapter II Interrupt Tutorial

Z. Gu

Fall 2025

Polling vs Interrupt




Polling:

You **pick up the phone every few seconds** to check whether you are getting a call.

Interrupt:

Do whatever you should do and pick up the phone **when it rings**.

STM32L4 Discovery Kit




```
// Polling method
while (1) {
    read_button_input;
    if (pushed)
        exit;
}


turn_on_LED;
```

```
// Interrupt method
interrupt_handler(){
    turn_on_LED;
    exit;
}
```


Memory Map of Cortex-M4




Data Memory



Instruction Memory



Interrupt Vector Table




Interrupt Vector Table	
Interrupt Number (8 bits)	Memory Address of ISR (32 bits)
1	Interrupt Service Routine for interrupt 1
2	Interrupt Service Routine for interrupt 2
3	Interrupt Service Routine for interrupt 3
4	Interrupt Service Routine for interrupt 4
5	Interrupt Service Routine for interrupt 5
...	...

When interrupt x is triggered, jump to the ISR for interrupt x. ($1 \leq x \leq 255$)

Interrupt Vector Table

- ▶ The Nested Vectored Interrupt Controller (NVIC), prioritizes and handles all interrupts. The IVT holds an array of memory addresses, each entry is a function pointer pointing to the starting memory address of an ISR.
- ▶ Every type of interrupt is assigned a number, called interrupt number, used to index into the IVT. When interrupt x is triggered, NVIC uses the interrupt number x as the index to look up the memory address of its corresponding ISR, and forces the processor to jump to and execute this ISR.
- ▶ When we press the push button connected to the pin PA.3, the hardware generates an electrical signal, called interrupt request EXTI3. When NVIC receives the interrupt request, it forces the processor to jump to and execute, the ISR named EXTI3 IRQ Handler.

Interrupt Vector Table



Calculate the address which holds the address of the ISR for interrupt n:

$$\text{Address of pointer} = 64 + 4 \times n$$

Example 1: EXTI3_IRQn = 9


$$\begin{aligned}\text{Address of pointer to EXTI3 ISR} &= 64 + 4 \times 9 \\ &= 100 \\ &= 0x64\end{aligned}$$

Example 2: SysTick_IRQn = -1

$$\begin{aligned}\text{Address of pointer to SysTick ISR} &= 64 + 4 \times (-1) \\ &= 60 \\ &= 0x3C\end{aligned}$$

For interrupt number n, its ISR is stored at address $64 + 4 \times n$, in the interrupt vector table.


Interrupt Service Routine (ISR)




interrupt vector table of STM32L4.
The first word holds the top of the main stack. The next 15 words hold the pointers of 15 system exception handlers. The next are pointers to vendor-specific interrupt handlers.

29	0x00000074	DMA1_Channel3_IRQHandler	
28	0x00000070	DMA1_Channel2_IRQHandler	
27	0x0000006C	DMA1_Channel1_IRQHandler	
26	0x00000068	EXTI4_IRQHandler	
25	0x00000064	EXTI3_IRQHandler	void EXTI3_Handler () { ... }
24	0x00000060	EXTI2_IRQHandler	
23	0x0000005C	EXTI1_IRQHandler	
22	0x00000058	EXTI0_IRQHandler	
21	0x00000054	RCC_IRQHandler	
20	0x00000050	FLASH_IRQHandler	
19	0x0000004C	RTC_WKUP_IRQHandler	
18	0x00000048	TAMPER_STAMP_IRQHandler	
17	0x00000044	PVD_IRQHandler	
16	0x00000040	WWDG_IRQHandler	
15	0x0000003C	SysTick_Handler	void SysTick_Handler () { ... }
14	0x00000038	PendSV_Handler	
13	0x00000034	Reserved	
12	0x00000030	DebugMon_Handler	
11	0x0000002C	SVC_Handler	void SVC_Handler () { ... }
10	0x00000028	Reserved	
9	0x00000024	Reserved	
8	0x00000020	Reserved	
7	0x0000001C	Reserved	
6	0x00000018	UsageFault_Handler	
5	0x00000014	BusFault_Handler	
4	0x00000010	MemManage_Handler	
3	0x0000000C	HardFault_Handler	
2	0x00000008	NMI_Handler	
1	0x00000004	Reset_Handler	void Reset_Handler () { ... main(); ... }
	0x00000000	Top_of_Stack	Value to initialize the Program Counter (PC) Value to initialize the Stack Pointer (SP)


Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt



Single Interrupt




Nested Interrupts: Example of Preemption




Suppose EXTI 3 arrives
at this time instant.

Interrupt Number	DMA1_Channel2					EXTI3
	12	11	10	9	8	
Enable Register	1	0	0	1	0	
Active Register	0	0	0	0	0	
Pending Register	0	0	0	0	0	
Priority Register	3	4	7	5	3	




Nested Interrupts: Example of Preemption




NVIC first performs stacking, and pushes 8 registers onto the stack. NVIC then forces the processor to execute ISR 9 for EXTI3.

	DMA1_Channel2					EXTI3
Interrupt Number	12	11	10	9	8	
Enable Register	1	0	0	1	0	
Active Register	0	0	0	1	0	
Pending Register	0	0	0	0	0	
Priority Register	3	4	7	5	3	




Nested Interrupts: Example of Preemption




Suppose another interrupt (DMA 1 Channel 2) arrives, before ISR 9 completes. This new interrupt has higher urgency than the current interrupt being served, hence NVIC has to respond to the new coming interrupt.

	DMA1_Channel2					EXTI3				
Interrupt Number	12	11	10	9	8	12	11	10	9	8
Enable Register	1	0	0	1	0	1	0	0	0	0
Active Register	0	0	0	1	0	0	1	0	0	0
Pending Register	1	0	0	0	0	0	0	0	0	0
Priority Register	3	4	7	5	3	3	4	7	5	3




Lower priority value means higher urgency.

Nested Interrupts: Example of Interrupt Preemption




Nested Interrupts: Example of Preemption




After ISR12 completes, NVIC performs unstacking, pops out eight registers from the stack, and recovers the running environment, for ISR 9.

Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Preemption




NVIC continues execution of ISR 9.

	DMA1_Channel2					EXTI3				
Interrupt Number	12	11	10	9	8	12	11	10	9	8
Enable Register	1	0	0	1	0	1	0	0	0	0
Active Register	0	0	0	1	0	0	0	0	0	0
Pending Register	0	0	0	0	0	0	0	0	0	0
Priority Register	3	4	7	5	3	3	4	7	5	3



Nested Interrupts: Example of Preemption



Nested Interrupts: Tail Chaining

- ▶ EXTI3 → ISR 9
- ▶ EXTI4 → ISR 10
- ▶ Suppose EXTI4 has lower urgency than EXTI3.
 - ▶ EXTI4 has a higher numeric priority value than EXTI3.
 - ▶ If interrupt 4 EXTI4 arrives before the interrupt 3 EXTI3's handler completes, NVICC will continue the execution of the current ISR 9 for EXTI3. After it completes, unstacking and stacking are performed, before the new ISR 10 for EXTI4 starts.
- ▶ The middle unstacking and stacking are unnecessary in this example. Tail chaining is an optimization technique to reduce the interrupt latency.
 - ▶ Typically unstacking and stacking each takes 12 cycles.. However, tail chaining takes only 6 cycles.

