

# Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

## ARM Instruction References

Z. Gu

Fall 2025

Acknowledgement: Lecture slides based on Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C, University of Maine <https://web.eece.maine.edu/~zhu/book/>







# Carry and Overflow Flags w/ Arithmetic Instructions

Carry flag  $C = 1$  (Borrow flag = 0) upon an **unsigned** addition if the answer is wrong (true result  $> 2^n - 1$ )

Carry flag  $C = 0$  (Borrow flag = 1) upon an **unsigned** subtraction if the answer is wrong (true result  $< 0$ )

Overflow flag  $V = 1$  upon a **signed** addition or subtraction if the answer is wrong (true result  $> 2^{n-1} - 1$  or true result  $< -2^{n-1}$ )

Overflow may occur when adding 2 operands with the same sign, or subtracting 2 operands with different signs; Overflow cannot occur when adding 2 operands with different signs or when subtracting 2 operands with the same sign.

	Unsigned Addition	Unsigned Subtraction	Signed Addition or Subtraction
Carry flag	true result $> 2^n - 1 \rightarrow$ Carry flag = 1 Borrow flag = 0 (Result incorrect)	true result $< 0 \rightarrow$ Carry flag = 0 Borrow flag = 1 (Result incorrect)	N/A
Overflow flag	N/A	N/A	true result $> 2^{n-1} - 1$ or true result $< -2^{n-1}$ $\rightarrow$ Overflow flag = 1 (Result incorrect)



# Common ARM Instructions

Type of Instruction	ARM Assembly	Register Transfer Language Description
Memory Access (Load and Store)	LDR r4, Mem	$[r4] \leftarrow [Mem]$ ; Mem is a global variable label
	STR r4, Mem	$[Mem] \leftarrow [r4]$
	LDR r4, [r3]	$[r4] \leftarrow [[r3]]$ ; register indirect
	STR r4, [r3, #4]	$[[r3] + 4] \leftarrow [r4]$ ; register indirect with offset
Move	MOV r4, r2	$[r4] \leftarrow [r2]$
	MOV r4, #10	$[r4] \leftarrow 10$ ; 8-bit literal, can be shifted
Load Address	ADR r4, Mem	$[r4] \leftarrow$ load address of label Mem
Arithmetic Instruction	ADD r4, r2, r3	$[r4] \leftarrow [r2] + [r3]$
	MUL r4, r2, r3	$[r4] \leftarrow [r2] * [r3]$ (32-bit product)
	SUB r4, r2, r3	$[r4] \leftarrow [r2] - [r3]$
Compare (sets condition codes)	CMP r4, r2	
Conditional Branch	BGT LABEL (BGE, BLT, BLE, BEQ, BNE)	Branch to LABEL based on condition codes
Unconditional Branch	B LABEL Always Branch to LABEL	



Type of Instruction	ARM Assembly	Register Transfer Language Description
ARM Logical Instructions	AND r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise AND) } [r3]$
	AND r4, r2, #0xFF000000	$[r4] \leftarrow [r2] \text{ (bit-wise AND) } \text{FF000000}$
	ORR r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise OR) } [r3]$
	EOR r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise XOR) } [r3]$
	BIC r4, r2, r3	$[r4] \leftarrow [r2] \text{ (bit-wise AND) (NOT } [r3]) \text{ (clear bits set in } r3)$
	MOVN r4, r2	$[r4] \leftarrow \text{(NOT) } [r2] \text{ (Flip all bits)}$
ARM Shift and Rotate Instructions	MOV r4, r5, LSL #3	$r4 \leftarrow \text{logical shift left } r5 \text{ by 3 positions. (Shift in zeros)}$
	MOV r4, r5, LSL r6	$r4 \leftarrow \text{logical shift left } r5 \text{ by the number of positions specified in register } r6$
	MOV r4, r5, LSR #3	$r4 \leftarrow \text{logical shift right } r5 \text{ by 3 positions. (Shift in zeros)}$
	MOV r4, r5, ASR #3	$r4 \leftarrow \text{arithmetic shift right } r5 \text{ by 3 positions. (Shift with sign-extend)}$
	MOV r4, r5, ROR #3	$r4 \leftarrow \text{rotate right } r5 \text{ by 3 positions. (Circulate shift)}$
	AND r4, r5, r6, LSL #2	Shifts can operate on 3rd register operand of arithmetic or logical instruction, e.g., $r4 \leftarrow r5 \text{ AND (logical shift left } r6 \text{ by 8 positions)}$



# Ch6 ARM Control Flow: Condition Codes

---

Suffix	Description	Flags tested
<b>EQ</b>	<b>E</b> Qual	<b>Z=1</b>
<b>NE</b>	<b>N</b> ot <b>E</b> qual	<b>Z=0</b>
<b>CS/HS</b>	Unsigned <b>H</b> igher or <b>S</b> ame	<b>C=1</b>
<b>CC/LO</b>	Unsigned <b>L</b> ower	<b>C=0</b>
<b>MI</b>	<b>M</b> Inus (Negative)	<b>N=1</b>
<b>PL</b>	<b>P</b> Lus (Positive or Zero)	<b>N=0</b>
<b>VS</b>	o <b>V</b> erflow <b>S</b> et	<b>V=1</b>
<b>VC</b>	o <b>V</b> erflow <b>C</b> leared	<b>V=0</b>
<b>HI</b>	Unsigned <b>H</b> Igher	<b>C=1 &amp; Z=0</b>
<b>LS</b>	Unsigned <b>L</b> ower or <b>S</b> ame	<b>C=0 or Z=1</b>
<b>GE</b>	Signed <b>G</b> reater or <b>E</b> qual	<b>N=V</b>
<b>LT</b>	Signed <b>L</b> ess <b>T</b> han	<b>N!=V</b>
<b>GT</b>	Signed <b>G</b> reater <b>T</b> han	<b>Z=0 &amp; N=V</b>
<b>LE</b>	Signed <b>L</b> ess than or <b>E</b> qual	<b>Z=1 or N!=V</b>
<b>AL</b>	<b>A</b> Lways	

*Note AL is the default and does not need to be specified*



# Ch6 ARM Flow Control: Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	<b>B</b> <i>Label</i>	Branch to label	
Conditional Branch	<b>BEQ</b> <i>Label</i>	Branch if <b>E</b> Qual	<b>Z</b> = 1
	<b>BNE</b> <i>Label</i>	Branch if <b>N</b> ot <b>E</b> qual	<b>Z</b> = 0
	<b>BCS/BHS</b> <i>Label</i>	Branch if unsigned <b>H</b> igher or <b>S</b> ame	<b>C</b> = 1
	<b>BCC/BLO</b> <i>Label</i>	Branch if unsigned <b>L</b> ower	<b>C</b> = 0
	<b>BMI</b> <i>Label</i>	Branch if <b>M</b> inus (Negative)	<b>N</b> = 1
	<b>BPL</b> <i>Label</i>	Branch if <b>P</b> lus (Positive or Zero)	<b>N</b> = 0
	<b>BVS</b> <i>Label</i>	Branch if o <b>V</b> erflow <b>S</b> et	<b>V</b> = 1
	<b>BVC</b> <i>Label</i>	Branch if o <b>V</b> erflow <b>C</b> lear	<b>V</b> = 0
	<b>BHI</b> <i>Label</i>	Branch if unsigned <b>H</b> igher	<b>C</b> = 1 & <b>Z</b> = 0
	<b>BLS</b> <i>Label</i>	Branch if unsigned <b>L</b> ower or <b>S</b> ame	<b>C</b> = 0 or <b>Z</b> = 1
	<b>BGE</b> <i>Label</i>	Branch if signed <b>G</b> reater or <b>E</b> qual	<b>N</b> = <b>V</b>
	<b>BLT</b> <i>Label</i>	Branch if signed <b>L</b> ess <b>T</b> han	<b>N</b> != <b>V</b>
	<b>BGT</b> <i>Label</i>	Branch if signed <b>G</b> reater <b>T</b> han	<b>Z</b> = 0 & <b>N</b> = <b>V</b>
	<b>BLE</b> <i>Label</i>	Branch if signed <b>L</b> ess than or <b>E</b> qual	<b>Z</b> = 1 or <b>N</b> = ! <b>V</b>



# Ch6 ARM Flow Control: Conditional Execution

---

Add instruction	Condition	Flag tested
<b>ADDEQ</b> r3, r2, r1	Add if EQual	Add if Z = 1
<b>ADDNE</b> r3, r2, r1	Add if Not Equal	Add if Z = 0
<b>ADDHS</b> r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
<b>ADDLO</b> r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
<b>ADDMI</b> r3, r2, r1	Add if Minus (Negative)	Add if N = 1
<b>ADDPL</b> r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
<b>ADDVS</b> r3, r2, r1	Add if oVerflow Set	Add if V = 1
<b>ADDVC</b> r3, r2, r1	Add if oVerflow Clear	Add if V = 0
<b>ADDHI</b> r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
<b>ADDLS</b> r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
<b>ADDGE</b> r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
<b>ADDLT</b> r3, r2, r1	Add if Signed Less Than	Add if N != V
<b>ADDGT</b> r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
<b>ADDLE</b> r3, r2, r1	Add if Signed Less than or Equal	Add if Z = 1 or N = !V



# Ch8 ARM Procedure Call Standard

Register	Usage	Subroutine Preserved	Notes
<b>r0</b>	Argument 1 and return value	No	If return has 64 bits, then r0:r1 hold it. If argument 1 has 64 bits, r0:r1 hold it.
<b>r1</b>	Argument 2	No	
<b>r2</b>	Argument 3	No	If the return has 128 bits, r0-r3 hold it.
<b>r3</b>	Argument 4	No	If more than 4 arguments, use the stack
<b>r4</b>	General-purpose V1	Yes	Variable register 1 holds a local variable.
<b>r5</b>	General-purpose V2	Yes	Variable register 2 holds a local variable.
<b>r6</b>	General-purpose V3	Yes	Variable register 3 holds a local variable.
<b>r7</b>	General-purpose V4	Yes	Variable register 4 holds a local variable.
<b>r8</b>	General-purpose V5	Yes	Variable register 5 holds a local variable.
<b>r9</b>	Platform specific/V6	Yes	Usage is platform-dependent.
<b>r10</b>	General-purpose V7	Yes	Variable register 7 holds a local variable.
<b>r11</b>	General-purpose V8	Yes	Variable register 8 holds a local variable.
<b>r12 (IP)</b>	Intra-procedure-call register	No	It holds intermediate values between a procedure and the sub-procedure it calls.
<b>r13 (SP)</b>	Stack pointer	Yes	SP has to be the same after a subroutine has completed.
<b>r14 (LR)</b>	Link register	No	Receives return address on BL call to procedure
<b>r15 (PC)</b>	Program counter	N/A	Do not directly change PC