

Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C


ARM Instruction References

Z. Gu

Fall 2025

Acknowledgement: Lecture slides based on Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C, University of Maine <https://web.eece.maine.edu/~zhu/book/>

Condition Flags



- ▶ **Negative** bit
 - ▶ N = 1 if most significant bit of result is 1
- ▶ **Zero** bit
 - ▶ Z = 1 if all bits of result are 0
- ▶ **Carry** bit
 - ▶ For unsigned addition, C = 1 if carry takes place
 - ▶ For unsigned subtraction, C = 0 (carry = not borrow) if borrow takes place
 - ▶ For shift/rotation, C = last bit shifted out
- ▶ **oVerflow** bit
 - ▶ V = 1 if adding 2 same-signed numbers produces a result with the opposite sign
 - ▶ Positive + Positive = Negative, or
 - ▶ Negative + negative = Positive
 - ▶ Non-arithmetic operations does not touch V bit, such as MOV, AND, LSL, MUL

Negative	-----	signed result is negative
Zero	-----	result is 0
Carry	-----	add op → overflow sub op doesn't borrow last bit shifted out when shifting
oVerflow	---	add/sub op → signed overflow

Carry and Overflow Flags w/ Arithmetic Instructions

Carry flag C = 1 (Borrow flag = 0) upon an **unsigned** addition if the answer is wrong (true result > $2^n - 1$)

Carry flag C = 0 (Borrow flag = 1) upon an **unsigned** subtraction if the answer is wrong (true result < 0)

Overflow flag V = 1 upon a **signed** addition or subtraction if the answer is wrong (true result > $2^{n-1} - 1$ or true result < -2^{n-1})

Overflow may occur when adding 2 operands with the same sign, or subtracting 2 operands with different signs; Overflow cannot occur when adding 2 operands with different signs or when subtracting 2 operands with the same sign.

	Unsigned Addition	Unsigned Subtraction	Signed Addition or Subtraction
Carry flag	true result > $2^n - 1 \rightarrow$ Carry flag=1 Borrow flag=0 (Result incorrect)	true result < 0 → Carry flag=0 Borrow flag=1 (Result incorrect)	N/A
Overflow flag	N/A	N/A	true result > $2^{n-1} - 1$ or true result < -2^{n-1} → Overflow flag=1 (Result incorrect)

Common ARM Instructions

Type of Instruction	ARM Assembly	Register Transfer Language Description
Memory Access (Load and Store)	LDR r4, Mem	$[r4] \leftarrow [Mem]$; Mem is a global variable label
	STR r4, Mem	$[Mem] \leftarrow [r4]$
	LDR r4, [r3]	$[r4] \leftarrow [[r3]]$; register indirect
	STR r4, [r3, #4]	$[[r3] + 4] \leftarrow [r4]$; register indirect with offset
Move	MOV r4, r2	$[r4] \leftarrow [r2]$
	MOV r4, #10	$[r4] \leftarrow 10$; 8-bit literal, can be shifted
Load Address	ADR r4, Mem	$[r4] \leftarrow$ load address of label Mem
Arithmetic Instruction	ADD r4, r2, r3	$[r4] \leftarrow [r2] + [r3]$
	MUL r4, r2, r3	$[r4] \leftarrow [r2] * [r3]$ (32-bit product)
	SUB r4, r2, r3	$[r4] \leftarrow [r2] - [r3]$
Compare (sets condition codes)	CMP r4, r2	
Conditional Branch	BGT LABEL (BGE, BLT, BLE, BEQ, BNE)	Branch to LABEL based on condition codes
Unconditional Branch	B LABEL	Always Branch to LABEL

Type of Instruction	ARM Assembly	Register Transfer Language Description
ARM Logical Instructions	AND r4, r2, r3	$[r4] \leftarrow [r2]$ (bit-wise AND) $[r3]$
	AND r4, r2, #0xFF000000	$[r4] \leftarrow [r2]$ (bit-wise AND) FF000000
	ORR r4, r2, r3	$[r4] \leftarrow [r2]$ (bit-wise OR) $[r3]$
	EOR r4, r2, r3	$[r4] \leftarrow [r2]$ (bit-wise XOR) $[r3]$
	BIC r4, r2, r3	$[r4] \leftarrow [r2]$ (bit-wise AND) (NOT $[r3]$) (clear bits set in $r3$)
	MOVN r4, r2	$[r4] \leftarrow (\text{NOT}) [r2]$ (Flip all bits)
ARM Shift and Rotate Instructions	MOV r4, r5, LSL #3	$r4 \leftarrow$ logical shift left $r5$ by 3 positions. (Shift in zeros)
	MOV r4, r5, LSL r6	$r4 \leftarrow$ logical shift left $r5$ by the number of positions specified in register $r6$
	MOV r4, r5, LSR #3	$r4 \leftarrow$ logical shift right $r5$ by 3 positions. (Shift in zeros)
	MOV r4, r5, ASR #3	$r4 \leftarrow$ arithmetic shift right $r5$ by 3 positions. (Shift with sign-extend)
	MOV r4, r5, ROR #3	$r4 \leftarrow$ rotate right $r5$ by 3 positions. (Circulate shift)
	AND r4, r5, r6, LSL #2	Shifts can operate on 3rd register operand of arithmetic or logical instruction, e.g., $r4 \leftarrow r5$ AND (logical shift left $r6$ by 8 positions)

Ch6 ARM Control Flow: Condition Codes

Suffix	Description	Flags tested
EQ	E Qual	Z=1
NE	N ot E qual	Z=0
CS/HS	U nsigned H igher or S ame	C=1
CC/LO	U nsigned L ower	C=0
MI	M inus (Negative)	N=1
PL	P lus (Positive or Zero)	N=0
VS	o verflow S et	V=1
VC	o verflow C leared	V=0
HI	U nsigned H igher	C=1 & Z=0
LS	U nsigned L ower or S ame	C=0 or Z=1
GE	S igned GE qual	N=V
LT	S igned L ess T han	N!=V
GT	S igned GT han	Z=0 & N=V
LE	S igned L ess than or E qual	Z=1 or N!=V
AL	A lways	

Note **AL** is the default and does not need to be specified

Ch6 ARM Flow Control: Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B Label	Branch to label	
Conditional Branch	BEQ Label	Branch if EQual	Z = 1
	BNE Label	Branch if Not EQual	Z = 0
	BCS/BHS Label	Branch if unsigned HIGher or SAmes	C = 1
	BCC/BLO Label	Branch if unsigned LOwer	C = 0
	BMI Label	Branch if MInus (Negative)	N = 1
	BPL Label	Branch if PLus (Positive or Zero)	N = 0
	BVS Label	Branch if o V erflow S et	V = 1
	BVC Label	Branch if o V erflow C lear	V = 0
	BHI Label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS Label	Branch if unsigned Lower or SAmes	C = 0 or Z = 1
	BGE Label	Branch if signed Greater or EQual	N = V
	BLT Label	Branch if signed Less TThan	N != V
	BGT Label	Branch if signed Greater TThan	Z = 0 & N = V
	BLE Label	Branch if signed Less than or EQual	Z = 1 or N = !V

Ch6 ARM Flow Control: Conditional Execution

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if EQual	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
ADDHS r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
ADDLO r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
ADDVS r3, r2, r1	Add if oVerflow Set	Add if V = 1
ADDVC r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
ADDLS r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if Z = 1 or N = !V

Ch8 ARM Procedure Call Standard

Register	Usage	Subroutine Preserved	Notes
r0	Argument 1 and return value	No	If return has 64 bits, then r0:r1 hold it. If argument 1 has 64 bits, r0:r1 hold it.
r1	Argument 2	No	
r2	Argument 3	No	If the return has 128 bits, r0-r3 hold it.
r3	Argument 4	No	If more than 4 arguments, use the stack
r4	General-purpose V1	Yes	Variable register 1 holds a local variable.
r5	General-purpose V2	Yes	Variable register 2 holds a local variable.
r6	General-purpose V3	Yes	Variable register 3 holds a local variable.
r7	General-purpose V4	Yes	Variable register 4 holds a local variable.
r8	General-purpose V5	Yes	Variable register 5 holds a local variable.
r9	Platform specific/V6	Yes	Usage is platform-dependent.
r10	General-purpose V7	Yes	Variable register 7 holds a local variable.
r11	General-purpose V8	Yes	Variable register 8 holds a local variable.
r12 (IP)	Intra-procedure-call register	No	It holds intermediate values between a procedure and the sub-procedure it calls.
r13 (SP)	Stack pointer	Yes	SP has to be the same after a subroutine has completed.
r14 (LR)	Link register	No	Receives return address on BL call to procedure
r15 (PC)	Program counter	N/A	Do not directly change PC