

Chapter 11 Interrupt Tutorial

Z. Gu

Fall 2025

Polling vs Interrupt



Copyright © Ron Leishman * <http://ToonClips.com/9845>

Polling:


You **pick up the phone every few seconds** to check whether you are getting a call.

Interrupt:

Do whatever you should do and pick up the phone **when it rings**.

STM32L4 Discovery Kit

Red & Green LEDs




```
// Polling method
while (1) {
    read_button_input;
    if (pushed)
        exit;
}


turn_on_LED;
```

```
// Interrupt method
interrupt_handler(){
    turn_on_LED;
    exit;
}
```


Memory Map of Cortex-M4




Data Memory



Instruction Memory



Interrupt Vector Table



Interrupt Vector Table

Address of ISR 1


Interrupt Number (8 bits)	Memory Address of ISR (32 bits)
1	Interrupt Service Routine for interrupt 1
2	Interrupt Service Routine for interrupt 2
3	Interrupt Service Routine for interrupt 3
4	Interrupt Service Routine for interrupt 4
5	Interrupt Service Routine for interrupt 5
...	...

When interrupt x is triggered, jump to the ISR for interrupt x . ($1 \leq x \leq 255$)

Interrupt Vector Table

- ▶ The Nested Vectored Interrupt Controller (NVIC), prioritizes and handles all interrupts. The IVT holds an array of memory addresses, each entry is a function pointer pointing to the starting memory address of an ISR.
- ▶ Every type of interrupt is assigned a number, called interrupt number, used to index into the IVT. When interrupt x is triggered, NVIC uses the interrupt number x as the index to look up the memory address of its corresponding ISR, and forces the processor to jump to and execute this ISR.
- ▶ When we press the push button connected to the pin PA.3, the hardware generates an electrical signal, called interrupt request EXTI3. When NVIC receives the interrupt request, it forces the processor to jump to and execute, the ISR named EXTI3 IRQ Handler.

Interrupt Vector Table



Calculate the address which holds the address of the ISR for interrupt n:

$$\text{Address of pointer} = 64 + 4 \times n$$

Example 1: EXTI3_IRQn = 9


$$\begin{aligned}\text{Address of pointer to EXTI3 ISR} &= 64 + 4 \times 9 \\ &= 100 \\ &= 0x64\end{aligned}$$

Example 2: SysTick_IRQn = -1


$$\begin{aligned}\text{Address of pointer to SysTick ISR} &= 64 + 4 \times (-1) \\ &= 60 \\ &= 0x3C\end{aligned}$$

For interrupt number n, its ISR is stored at address $64 + 4 \times n$, in the interrupt vector table.

Interrupt Service Routine (ISR)




Single Interrupt




```
void EXTI3_IRQHandler{  
    ...  
}
```

Suppose EXTI3 arrives. Assume software has already enabled EXTI3 by setting the corresponding bit in the interrupt Enable Register. The interrupt number of EXTI3 is pre-defined as 9. Interrupt priority register shows that its priority is set to 2.


Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt




Single Interrupt






Single Interrupt



Single Interrupt




Single Interrupt





Instruction BX LR informs NVIC to perform the unstacking process. The active bit in Active Register is cleared. The unstacking process pops the values of the 8 registers, out of the stack. Therefore, the processor's state (running environment) is recovered, to the time instant immediately before ISR started.

	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt



Single Interrupt





SP →

xxxxxxxx
xPSR
PC(r15)
LR(r14)
r12
r3
r2
r1

	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt






SP →

xxxxxxxx
xPSR
PC(r15)
LR(r14)
r12
r3
r2




	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt






	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt






	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt






	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt




	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8

Single Interrupt




	EXTI3				
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8



Single Interrupt



Single Interrupt




```
void EXTI3_IRQHandler{  
    ...  
}
```



Afterwards, the processor continues to execute the user program, which was interrupted by EXTI3, ISR 9.

EXTI3					
Interrupt Number	12	11	10	9	8
Enable Register	0	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	2	8


Nested Interrupts: Example of Preemption




Suppose EXTI 3 arrives at this time instant.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3

SP →




Nested Interrupts: Example of Preemption




NVIC first performs stacking, and pushes 8 registers onto the stack. NVIC then forces the processor to execute ISR 9 for EXTI3.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Preemption




Suppose another interrupt (DMA 1 Channel 2) arrives, before ISR 9 completes. This new interrupt has higher urgency than the current interrupt being served, hence NVIC has to respond to the new coming interrupt.

	DMA1_Channel2				EXTIS
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	1	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Interrupt Preemption




NVIC stops the current ISR 9 and performs another stacking by pushing another set of 8 registers, onto the stack. Note that these two sets of registers have different values. The first set holds register values, for the user program. The second set hold register values, for the interrupt service routine 9. After the stacking, NVIC starts to execute ISR 12 of the new coming interrupt.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	1	0	0	1	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Preemption




After ISR12 completes, NVIC performs unstacking, pops out eight registers from the stack, and recovers the running environment, for ISR 9.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Preemption




NVIC continues
execution of ISR 9.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	1	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3




Nested Interrupts: Example of Preemption



After ISR 9 completes, NVIC performs unstacking to recover the running environment of the user program. The user program then resumes its execution.

	DMA1_Channel2			EXTI3	
Interrupt Number	12	11	10	9	8
Enable Register	1	0	0	1	0
Active Register	0	0	0	0	0
Pending Register	0	0	0	0	0
Priority Register	3	4	7	5	3

SP →



Nested Interrupts: Tail Chaining

- ▶ EXTI3 → ISR 9
- ▶ EXTI4 → ISR 10
- ▶ Suppose EXTI4 has lower urgency than EXTI3.
 - ▶ EXTI4 has a higher numeric priority value than EXTI3.
 - ▶ If interrupt 4 EXTI4 arrives before the interrupt 3 EXTI3's handler completes, NVICC will continue the execution of the current ISR 9 for EXTI3. After it completes, unstacking and stacking are performed, before the new ISR 10 for EXTI4 starts.
- ▶ The middle unstacking and stacking are unnecessary in this example. Tail chaining is an optimization technique to reduce the interrupt latency.
 - ▶ Typically unstacking and stacking each takes 12 cycles.. However, tail chaining takes only 6 cycles.

