CSC 112: Computer Operating Systems Lecture 7


Virtual Memory

Department of Computer Science, Hofstra University

Outline


- Paging
- Page Translation
- Page Table
- Table Lookaside Buffer (TLB)
- Multi-level paging
- Page Swapping
- Page Replacement


Typical Memory Hierarchy




Paging

- Segmentation allows non-contiguous memory assignments
- Segmentation causes memory fragmentation (external fragment)
 - Performance overhead (compaction)






Two Views of Memory



- Two views of memory:
 - View from the CPU (what program sees, virtual memory)
 - View from memory (physical memory)
 - Memory management unit (MMU) converts between the two views
 - Kernel accesses physical memory directly without translation
- Translation helps to implement protection
 - The same virtual address in different processes is mapped to different physical addresses, hence different processes cannot read/write each other's memory
 - Every program can be linked/loaded into same region of user address space
 - Isolation achieved through translation, not relocation

Paging


- Paging allows the physical address space of a process to be non-contiguous
- Divide physical memory into fixed-sized blocks, called physical page frames (or simply frames)
- Divide virtual memory into blocks of the same size called virtual pages (or simply pages)
- Set up a page table to map from pages to frames
- Need both OS and hardware support (MMU)



Paging Example


- Suppose page size is 4 KB, and the virtual address space has 8 pages
- Page table maps from Virtual Page Number (VPN) to Physical Page Number (PPN)
 - PPN also called Page Frame Number (PFN).

Some VPNs (5, 6) are not mapped to PPN, and accessing them will cause a page fault to go to disk and fetch the page into memory.



Page table makes it possible to store the pages of a program non-contiguously in physical memory.

Steps in Handling Page Faults



Paging Benefits

- Flexibility: Supporting the abstraction of address space effectively
 - Don't need assumption how heap and stack grow and are used.
- Simplicity: ease of free-space management
 - The page in address space and the page frame are the same size.
 - Easy to allocate and keep a free list

Page Translation


- A virtual address is split into two parts
 - Virtual page number (or Page number) used as an index into a page table which contains base address of each page in physical memory
 - High bits to indicate page number
 - Offset combined with base address to define the physical memory address within the page
 - Low bits to indicate offset
- Given virtual address space 2^m and page size 2ⁿ Bytes, n bits for offset and m-n bits for page number
 - Only need to translate the page number to determine where the physical page is
 - Page offset determines page size, which is the same for both virtual and physical memory
 - Page offset refers to byte address within a memory page (e.g., 4KB); compare with byte offset in caching, which refers to byte address within a cache/memory block (e.g., 8 Bytes)



Page Table

Page table


- Keeps track mapping of virtual to physical addresses
- Part of Process Control Block (PCB) for each process, kept in main memory




```
// Per-process state
struct proc {
 struct spinlock lock:
 // p->lock must be held when using these:
 enum procstate state;
                            // Process state
 void *chan;
                            // If non-zero, sleeping on chan
 int killed;
                            // If non-zero, have been killed
                            // Exit status to be returned to parent's wait
 int xstate;
 int pid;
                             // Process ID
 // wait lock must be held when using this:
 struct proc *parent;
                            // Parent process
 // these are private to the process, so p->lock need not be held.
 uint64 kstack:
                            // Virtual address of kernel stack
                            // Size of process memory (bytes)
 uint64 sz:
 struct trapframe *trapframe; // data page for trampoline.S
 struct context;
                            // swtch() here to run process
 struct file *ofile[NOFILE]; // Open files
 struct inode *cwd;
                            // Current directory
 char name[16];
                            // Process name (debugging)
```

Page Translation Mechanism


 Generally, VPN has more bits than PPN, since physical memory is smaller (# virtual pages ≥ # physical page)






Page Translation Example

- Virtual Address: 32 bits, virtual address space 2^32=4GB
- Physical Address: 29 bits, physical address space 2²9=0.5GB
- Page size: 2¹²=4KB, hence offset is 12 bits
 - VPN has 32-12=20 bits, PPN has 29-12=17 bits




Separate Address Space per Process




Page Table Entry (PTE)

A PTE contains:


- Physical Page Number (PPN), also called Page Frame Number
- Present/absent bit, also called Valid bit. If this bit is 1, the page is in memory and can be used. If it is 0, the page is not currently in memory. Accessing a page table entry with this bit set to 0 causes a page fault to get page from disk.
- Protection bits tell what kinds of access are permitted on the page. 3 bits, one bit each for enabling read, write, and execute.
- Modified (M) bit, also called dirty bit, is set to 1 when a page is written to
- Referenced (R) bit, is set whenever a page is referenced, either for reading or writing.
 - M and R bits are useful to page replacement algorithms
- Caching disabled bit, important for pages that map onto device registers rather than memory




Paging example: initial state




Paging example: Process 1 starts to run




Paging example: Process 2 starts to run




Paging example: Process 1 dynamic memory allocation on its heap with malloc()



Paging example: Process 2 dynamic memory allocation on its stack with Recursive function call



Paging example: controlled sharing of Code (Instruction) page



Code Page Sharing Use Case

- Shared code pages are memory pages that contain executable code and are shared among multiple processes. They are typically read-only to ensure that the code remains consistent across all processes accessing it. This approach is used to save memory and improve efficiency, as only one copy of the code resides in physical memory, while multiple processes map it into their virtual address spaces. Examples:
 - Shared libraries (e.g., dynamic link libraries or .so files).
 - Common executables like shells or system utilities.
 - Reentrant code, which can be safely executed by multiple processes simultaneously without modification.
- Implementation:
 - OS maps the same physical page containing the code into the virtual address spaces of multiple processes.
 - Protection mechanisms ensure that these pages are marked as non-writable to prevent accidental or malicious modification.
- The "X" bit in PTE stands for "Execute" permission.
 - It can be used to enforce policies like W^X (Write XOR Execute). This policy ensures that a memory page cannot be both writable and executable at the same time, which helps prevent certain attacks.

```
#include <stdlib.h> #include <stdlib.h> ....

int main(){ .... }

int main(){ .... }
```


Physical page frames

stdlib

Process 1

Process 2


Paging example: controlled sharing of Global Data (Static Data) page



Data Page Sharing Use Case

- Shared global variables refer to data that can be accessed by multiple processes or threads. In most systems, global variables are private to each process by default, but they can be explicitly shared using mechanisms such as shared memory. Examples:
 - Inter-Process Communication: Shared globals in a writable memory region enable efficient communication between processes without copying data.
 - Shared Libraries: While code in shared libraries is typically read-only and executable, global data sections may require RW permissions if they store modifiable state.
 - Kernel Data Structures: The kernel may use RW-protected shared memory regions for managing system-wide states accessible by user-space applications under strict controls.
- Implementation:
 - Shared global variables are typically placed in shared memory regions, which allow multiple processes to access the same physical memory.
- The "RW" (Read/Write) bit in PTE determines whether a page can be written to or only read.
 - If it is set, the page can be both read and written.
 - If it is not set, the page is read-only. Any attempt to write to it will trigger a protection fault (e.g., segmentation fault).


Address Translation & Protection



Every instruction and data access needs address translation and protection checks


Where Should Page Tables Reside?

- Space required by the page tables is proportional to the address space, number of users, ...
 - e.g., virtual address space 2³² Byte, page size 2¹²=4KB
 - Number of pages: $2^{32}/2^{12}=2^{20}$, i.e., 2^{20} PTEs per process
 - If each PTE is 4 Bytes, then size of one page table is: 4 * 2²⁰ = 4MB
- Each process has its own page table. Suppose 50 processes running on a system, then total size of all 50 page tables is 200MB!
- Too large to keep in cache. Keep in main memory
 - Keep physical address of page table in Page Table Base Register.
 - One access to retrieve the physical page address from table.
 - Second memory access to retrieve the data word
 - Doubles the number of memory references!
 - Use TLB to avoid the double memory access (later)
- What if Page Table doesn't fit in memory?
 - Multiple levels of page tables, or segmentation + paging (discussed later)



Inverted Page Table

- A single Inverted Page Table shared among all processes
- Indexed by PPN instead of VPN
 - One entry per PPN; # entries is equal to # PPNs, which is generally much smaller than #VPNs
- Each PTE contain the pair process ID, VPN>.
 - It tells us which process is using this page, and which virtual page of that process maps to this physical page.
 - PPN not stored in the table, since the table index is PPN.
- To translate a Virtual Address, current process ID and the VPN are compared against each entry, scanning the table sequentially.
 - Reverse lookup from table entry to table index.
 - If a match is found, its index in the inverted page table is the PPN, e.g., pid=1,
 VPN=2 → PPN=1
 - If no match is found, a page fault occurs, e.g., pid=1, VPN=6 → page fault
- Pros:
 - Reduces memory overhead since there is only one global table for all processes.
 - Scales better with large physical memories compared to hierarchical page tables.
- Cons:
 - The search can be very inefficient since finding a match may require searching the entire table. Solution: Hashed IPT to reduce # memory accesses (omitted)
 - Poor cache locality because entries are scattered across the table.
 - Difficult to implement <u>page sharing among processes</u>.
- Processors that use IPT:
 - PowerPC, UltraSPARC, Itel IA-64 (Itanium)





Page Table


Forward
Page Table

Page Table

Page Table








Inverted Page Table Lookup Example

• pid=0, VPN=0x1 \rightarrow PPN=0x18F1B



Inverted page table

https://www.youtube.com/watch?v=9pXnMfKq7Hw

Performance Implication of Paging

- The issue of the introduced paging mechanism
 - Page table in main memory
 - Fetch the translation from in-memory page table
 - Explicit load/store access on a memory address
- In this scheme every data/instruction access requires two memory accesses
 - One for the page table
 - and one for the data/instruction
- Number of memory accesses is increased by a factor of 2!

Memory Accesses of Paging

```
int sum = 0;
int i;
for (i=0; i<N; i++) {
    sum += a[i];
}</pre>
```

- Page size: 2¹²=4KB, hence offset 12 bits. 16-bit virtual address space, hence VPN is 16-12=4 bits.
- Each int is 4 Bytes, hence Virtual Memory addresses in the for loop has stride of 4: 0x3000, 0x3004, 0x3008, etc. Suppose virtual page with VPN=3 starts at virtual memory address 0x3000
- Suppose physical address space is also 16 bits (in practice it is shorter), hence PPN is also 4 bits, and page table translation maps VPN=3 to PPN=5, and physical page with PPN=5 starts at physical memory address 0x5000
- Suppose Page Table for all these VPNs fit in one physical page at physical memory address 0x200C

VPN	PPN
0	3
1	2
2	8
3	5


Page table

Virtual memory load 0x3000 load 0x3004 load 0x3008 load 0x300C

Physical memory load 0x200C load 0x5000 load 0x200C load 0x5004 load 0x200C load 0x5008 load 0x200C load 0x500C


Translation lookaside buffer (TLB)

- TLB is a separate cache for entries in Page Table
 - Part of Memory-management unit (MMU)
- For historical reasons, called *Translation Lookaside Buffer* (TLB)
 - More accurate name is Page Table
 Address Cache; should be small enough to fit in cache.
 - Looks up Virtual Address; returns Physical Address
 - A typical TLB entry: VPN | PFN | other bits (Valid bit, Protection bit, Dirty bit)
- Memory reference with TLB
 - TLB hit: VPN is in TLB and can be quickly accessed
 - TLB miss: VPN is not in TLB. Access page table to get the translation, update the TLB entry with the translation.



TLB is a Type of Cache

- TLB stores page table entries at Page Number granularity (not including the Byte Offset within a page), and each page is large (e.g., 4KB).
- Cache stores actual memory contents (instruction or data) at memory address granularity (including the Byte offset within a cache block).
- Hence TLB can be effective at a very small size (e.g.128-512 entries), and can fit within cache (L1 or L2) for fast access without touching memory.




TLB Organization


- TLB is usually fully-associative, but can also be setassociative
 - Since miss penalty is high (one memory access, similar to Last-Level Cache), FA or high associativity SA is adopted to minimize miss rate at the cost of slightly increased hit time. (Similar to L2/L3 cache design. Recall "Cache Design Considerations".)
 - With FA, there is no set index bit, and the tag bits are the VPN. Any VPN entry can be anywhere in the TLB, and hardware searches entire TLB in parallel to find a tag match.
- TLB is write-through (not write-back)
 - always keep TLB and Page Table consistent

Cache Design Considerations

- Different design considerations for L1\$ and L2\$
 - L1\$ focuses on fast access: minimize hit time to achieve shorter clock cycle, e.g., smaller \$.
 - Since miss penalty of L1\$ is significantly reduced by presence of L2\$, so can be smaller/faster even with higher miss rate
 - L2\$ (and L3\$) focus on low miss rate: reduce penalty of long main memory access times: e.g., Larger \$ with larger block sizes/higher levels of associativity
 - Since fast hit time is less important than low miss rate due to high miss penalty



Page Table Lookup w/ vs. w/o TLB



35

TLB Example

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory load 0x3000 load 0x3004 load 0x3008 load 0x300C

TLB Cache

Valid	VPN	PFN
0		
0		
0		

Physical memory

TLB Example

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory load 0x3000 load 0x3004 load 0x3008 load 0x300C

TLB Cache

Valid	VPN	PFN
0		
0		
0		

MISS!!

Physical memory

TLB Example

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory
load 0x3000
load 0x3004
load 0x3008
load 0x300C

TLB Cache

Valid	VPN	PFN
1	3	5
0		
0		

Update TLB

Physical memory load 0x200C load 0x5000

Table Lookaside Buffer (TLB)

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory load 0x3000 load 0x3004 load 0x3008 load 0x300C

TLB Cache

Valid	VPN	PFN
1	3	5
0		
0		

TLB hit

Physical memory load 0x200C load 0x5000 load 0x5004

TLB Example

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory load 0x3000 load 0x3004 load 0x3008 load 0x300C

TLB Cache

Valid	VPN	PFN
1	3	5
0		
0		

TLB hit

Physical memory load 0x200C load 0x5000 load 0x5004 load 0x5008

TLB Example

VPN	PFN
0	3
1	2
2	8
3	5

Page table

Virtual memory

load 0x3000 load 0x3004 load 0x3008 load 0x300C

. . .

load 0x2000

TLB Cache

Valid	VPN	PPN
1	3	5
1	2	8
0		

Miss!!

Physical memory load 0x200C load 0x5000 load 0x5004 load 0x500C

load 0x8000


Effective Access Time with TLB

- TLB lookup time = σ time unit
- Memory access time = *m* time unit
 - Assume: Page table needs single access (no multilevel page tables)
 - There is no cache
- TLB Hit Rate = η
- Effective access time:
 - EAT = Hit Time * Hit Rate + Miss Time * Miss Rate
 - $= (m + \sigma) \eta + (2m + \sigma)(1 \eta) = 2m + \sigma m \eta$


Valid & Dirty Bits

- TLB entries have valid bits and dirty bits. Data cache blocks have them also.
 - The valid bit means the same in both: valid = 0 means either TLB miss or cache miss.
 - The dirty bit has different meanings. For cache, it means the cache block has been changed. For TLBs, it means that the page corresponding to this TLB entry has been changed.


Putting Everything Together: Address Translation



Putting Everything Together: TLB




Putting Everything Together: TLB+Cache




Demand Paging

- Modern programs require a lot of physical memory
 - Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
 - -90-10 rule: programs spend 90% of their time in 10% of their code
 - Wasteful to require all of user's code to be in memory
- Solution: use main memory as "cache" for disk

 Demand paging: If a requested page is not found in page table, then page fault occurs, OS brings the requested page in from secondary storage to memory



Page Fault ⇒ Demand Paging



Summary

- Translation Lookaside Buffer (TLB)
 - Small number of PTEs and process IDs (< 512)
 - Often Fully Associative (Since conflict misses expensive)
 - On TLB miss, page table must be traversed and if located PTE is invalid, cause Page Fault
 - On change in page table, TLB entries must be invalidated
- Demand Paging: Treating the DRAM as a cache on disk
 - Page table tracks which pages are in memory
 - Any attempt to access a page that is not in memory generates a page fault, which causes OS to bring missing page into memory
- Replacement policies
 - FIFO: Place pages on queue, replace page at end
 - MIN: Replace page that will be used farthest in future
 - LRU: Replace page used farthest in past

TLB Issue: Context Switch

- Each process has its own page table and virtual address space; But there is only a single TLB in the system
 - TLB entries no longer valid upon process context-switch
- Solution 1: Flush
 - Invalidate TLB by setting valid bits of all TLB entries to 0
 - Simple but expensive for frequent context switching between processes
- Solution 2: Address space identifier (ASID)
 - Hardware provides an address space identifier (ASID) field in the TLB (Think of ASID as process ID (pid)), to distinguish which process a TLB entry belongs to

VPN	PFN	valid	prot	ASID
10	101	1	r-x	1
		0		
50	101	1	r-x	2
		0		

Problems of Paging

- Page table is too big
- A linear page table array for 32-bit address space (2³² bytes) and 4KB page (2¹² bytes)
 - How many pages: 2²⁰ pages
 - How much memory: 4MB assuming each page-table entry is of 4 bytes
 - $2 ^(32-\log(4KB)) * 4 = 4MB$
 - One page table for one process:
 - 100 processes: **400MB**

Smaller Page Table


- Naïve solution:
 - Bigger page size -> smaller page table
 - 32-bit address space: 4KB page size -> 16KB
 - We can reduce the size by 4x to 1MB per page table
- Page size: 2^X, 4KB 1GB
 - getconf PAGESIZE (MacOS and Linux)
 - 16KB for MacOS
- Problem: Internal fragment
 - Do not use up the whole page

Variable Page Size

- TLB has limited size
 - **16-512**
 - Multiple-level implementation, like cache
- Smaller page size → more TLB entries
 - A process of 64KB, 4KB page size
 - 16 TLB entries
 - 1MB page size
 - 1 TLB entry
- Variable page size:
 - This depends on hardware and OS
 - Windows 10 supports 4KB and 2MB
 - Linux has default page size (4KB) and huge page


Paging+Segmentation

- Hybrid Approach: Paging and Segments
- Recall: Segmentation
 - Different registers for each segment
- Instead of one single page table for one process, one page table for each logical segment




Paging+Segmentation

- Base register to point to the physical address of the page table
- Limit register to determine the size of the segment, i.e., how many valid pages the segment has
- 32-bit virtual address space with 4KB pages
 - 12-bit for offset
- 3 segments: code, heap, stack




- Problems: page table waste for sparsely-used heap
- Problems: external fragmentation

- Large page table is contiguous and may have some unused pages
- Allocate page table in a non-contiguous manner
- Break the page table into pages, i.e., page the page tables
- Create multiple levels of page tables; outer level "page directory"
 - Page directory to track whether a page of the page table is valid
- If an entire page of page table entries is invalid, no allocation



Multi-Level Paging Linear Page Table






- A virtual address of 32-bit with 4KB page size is divided into
 - a page number consisting of 20 bits
 - a page offset consisting of 12 bits
- A page table entry is 4 bytes
- Since the page table is paged, the page number is further divided into

		page r	number	page offset	
•	where p ₁ is an index	p_1	p_2	d	e page table index
		10	10	12	


- 16KB address space, 14 bit address
- 64-byte (2^6) page size
- Page table entry 4 bytes

Page Directory		Page of PT (@PFN:100)			Page of PT (@PFN:101)		
PFN	valid?	PFN	valid	prot	PFN	valid	prot
100	1	10	1	r-x	_	0	
_	0	23	1	r-x	_	0	
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	_
_	0	80	1	rw-	_	0	_
_	0	59	1	rw-	_	0	_
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	_
_	0	_	0	_	_	0	_
_	0	—	0	_	55	1	rw-
101	1	—	0	_	45	1	rw-




Single level paging: 16 pages → Two level paging: 3 pages

- Problem with 2 levels: page directories may not fit in a page
- Split page directories into pieces
- Multi-level page directories and each one can fit in a page
- 30-bit address space, 512-byte page size, 4byte PTE



- XV6-Sv39 3 level
- XV6-Sv48 4 level



Motivation

- Processes spend majority of time in small portion of code
 - The 90/10 rule: approximately 90% of time in 10 % of code
- Process only uses small amount of address space (pages) at any moment
- Only small amount of address space (pages) need to be resident in physical memory


Hardware:

- Memory: fast, but small, 2-100 GB/s
- Disk: slow, but large, 80-160 MB/s (HDD) 500MB/s (SSD)


Idea:

- Process can run with only some of its pages in memory
- Only keep the actively used pages in memory
- Keep unreferenced pages on disk

 Swapping makes it possible for the total physical address space of all processes to exceed the real physical memory of the system



- Reserve some space on the disk for moving pages back and forth —— Swap space
- OS keeps track of the swap space, in page-sized unit.



Physical Memory and Swap Space

- How to know where a page lives?
 - Present bit/Valid bit
 - 1 indicates in-memory
 - 0 indicates in-disk


X86 page table entry (PTE)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PFN

PFN

Page fault: if present bit in PTE is 0, when accessing a page



Page Swapping Policies

 The objective of page swapping policies: to minimize the number of page faults (cache misses)

- Two decisions:
 - Page selection
 - When should a page on disk be brought into memory?
 - Page replacement
 - Which in-memory page should be evicted to disk?

Page Selection

Demand paging:


- Load page only when it is needed (demand)
- Less I/O, less memory
- Problems: High page fault cost

Prefetch:

- Load page before referenced
- OS predicts future accessed pages (oracle) and brings them into memory early
- Works well for some access patterns, like sequential pages

Copy-On-Write Paging

- Copy the page only if a process writes to it (demand)
 - Process creation fork() + exec()



Page Replacement

- When does page replacement happen?
- Lazy approach
 - If memory is entirely full, OS then replaces a page to make room for some other page.
 - This is unrealistic.
 - The OS usually needs to reserve some room for the new pages

Swap Daemon, Page Daemon

- There are fewer than LW (low watermark) pages available, a background thread that is responsible for freeing memory is activated.
- The thread evicts pages until there are HW (high watermark) pages available.

- Average memory access time (AMAT)
 - $-AMAT = P_{Hit} \times T_M + P_{Miss} \times T_D$ (Note the difference)
 - $-P_{Hit} + P_{Miss} = 1$
- Example:
 - T_M=100 nanoseconds (ns) T_D=10milliseconds (ms)



- -AMAT = 0.9*100 + 0.1*10,000,000 = 90ns + 1000000 = 1000090ns
- What if the hit rate is 99.9%?
- AMAT = 10.1 microseconds
- Around 100x faster

- Optimal replacement:
 - Replace the page which is not used for longest time in future
 - Pros: Minimal number of page faults
 - Cons: impractical, need to predict the future.
 - Can be used as a comparison baseline
- FIFO:
 - Replace the page which is loaded into memory first
 - Pros: Fair, easy to implement
 - Cons: May evict useful pages
- Least-recently-used (LRU): (Predict using history)
 - Replace the page which has not been used for longest time
 - Pros: Approximate optimal replacement
 - Cons: Difficult to implement

MISS

$$OPT = 4$$

Α	Α		
Α	Α		
В	Α	В	
В	Α	В	
С	Α	В	O
D	Α	В	D
В	Α	В	D
Α	Α	В	D
В	Α	В	D
A	Α	В	D

FIFO = 6

Α	Α		
Α	Α		
В	Α	В	
В	Α	В	
С	Α	В	С
D	D	В	С
В	D	В	С
Α	D	Α	С
В	D	Α	В
A	D	Α	В

LRU = 5

Α	Α		
Α	Α		
В	Α	В	
В	Α	В	
С	Α	В	С
D	D	В	С
В	D	В	С
Α	D	В	Α
В	D	В	Α
Α	D	В	А

- Other policies:
 - Random (RAND), Least-frequently used (LFU)
- The performance of replacement policies also depends on workloads.
 - Random workload: LRU, RAND, and FIFO no difference
 - 80-20 workload: LRU is better than RAND and FIFO
 - Looping sequential workload: RAND is better than LRU and FIFO
- What happens to performance, if adding more physical memory
 - LRU and RAND have fewer or same number of page faults
 - FIFO usually has fewer page faults, but Belady's anomaly -> more page faults
 - Sequence: ABCDABEABCDE
 - 3 frames vs. 4 frames
 - 9 misses vs. 10 misses

- How to implement LRU
 - Software Perfect LRU: a data structure to track reference time of all pages
 - Hardware Perfect LRU: add a timestamp register to each page
 - Practical LRU: approximate implementation, find an old page, but not necessarily the oldest one;
- Clock Algorithm (Second chance)
 - A use/reference bit for each page:
 - 0 not used
 - 1 used
 - A circular queue of all physical pages
 - A clock hand to select which page to evict:
 - 0: evicted
 - 1: set to 0 and move to next

Ţ

next victim



circular queue of pages

(a)

Summary

- Paging: flexible virtual memory management
- Challenges with paging
 - Slow access
 - Big page table and high memory consumption
- Table Lookaside Buffer (TLB) for slow access
- Multi-level paging and inverted page tables for big page table
- Larger address space: swapping and replacement

References

- Memory Management (Virtual Memory / Paging / DMA), BitLemon
 - https://www.youtube.com/playlist?list=PL38NNHQLqJqZoDp4CrAueD1aBin7OebEL
- Lectures on Virtual Memory, by David Black-Schaffer
 - https://www.youtube.com/playlist?list=PLiwt1iVUib9s2Uo5BeYmwkDFUh70fJPxX