Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 5 Memory Access

Zonghua Gu

Fall 2025

Overview

- ▶ How is data organized in memory?
 - Big Endian vs Little Endian
- How is data addressed?
 - Register offset


```
> LDR r1, [r0, r3] ; offset = r3
> LDR r1, [r0, r3, LSL #2]; offset = r3 * 4
```

Immediate offset

```
▶ Pre-index: LDR r1, [r0, #4]
```


- Post-index: LDR r1, [r0], #4
- Pre-index with update: LDR r1, [r0, #4]!

- By grouping bits, we can store more values
 - ▶ 8 bits = 1 byte
 - ▶ 16 bits = 2 bytes = 1 halfword
 - 32 bits = 4 bytes = 1 word



- By grouping bits, we can store more values
 - ▶ 8 bits = 1 byte
 - ▶ 16 bits = 2 bytes = 1 halfword
 - 32 bits = 4 bytes = 1 word
- From the software perspective, memory is an addressable array of bytes.
 - The byte stored at the memory address 0x20000004 is 0b10000100

Computer memory is byte-addressable!



When we refer to memory locations by address, we can only do so in units of bytes, halfwords or words


Words

> 32 bits = 4 bytes = 1 word = 2 halfwords


Memory address of a word is the lowest address of all four bytes in that word.

The address of this word is 0x20000004

The address of this word is 0x20000000



Can you store a word anywhere?




Can we store a word anywhere in memory?
NO on most computers!


A word can only be stored at an address that's divisible by 4.

Word-address mod 4 = 0

We cannot store a word at address 0x20000002.




- Halfwords
 - ▶ 16 bits = 2 bytes = 1 halfword
 - The right diagram has four halfwords at addresses of:
 - 0x20000000
 - 0x20000002
 - ▶ 0x20000004
 - ▶ 0x20000006



- Can you store a halfword anywhere? NO.
- A halfword can only be stored at an address that's divisible by 2.
- Memory address of a halfword is the lowest address of its two bytes.


 $Halfword-address\ mod\ 2=0$

We cannot store a halfword at address 0x2000001.



uint32_t X[4];

What are their memory address offsets?




1 byte

High Address X[3] Offset = ??? uint32_t X[4]; What are their memory X[2] Offset = ??? address offsets? **X[1]** Offset = ??? Offset = ??? X[0] Low Address

0015 0014 X[3] Offset = ??? 0013 uint32_t X[4]; 0012 0011 0010 X[2] What are their memory Offset = ??? 0009 address offsets? 8000 0007 0006 X[1] Offset = ??? 0005 0004 0003 0002 Offset = ??? X[0] 0001 0000 Offset 12 of bytes 1 byte

			0015
	13	X[3]	0014
• • • • • • •	Offset = 12	۷[၁]	0013
uint32_t X[4];			0012
			0011
What are their memory	Offset = 8	X[2]	0010
address offsets?	Offset = 6	X[Z]	0009
address onsets.			0008
			0007
If the array starts at address pAddr,	Offset = 4	X[1]	0006
 Memory address of X[0] is pAddr 	011366 - 4		0005
 Memory address of X[1] is pAddr + 4 			0004
 Memory address of X[2] is pAddr + 8 Memory address of X[3] is pAddr + 12 			0003
	Offset = 0	x[0]	0002
Sequential words are at addresses incremented by 4, not by 1!			0001
			0000
13		1 1	Offset of bytes
		1 byte	or places

Which end do you break to eat a boiled egg?



Endianess



Gulliver's Travels (by Jonathan Swift, published in 1726):

- Two religious sects of Lilliputians
- The Little-Endians crack open their eggs from the little end
- The Big-Endians break their on the big end


Endianess

Endian: byte order, not bit order!



Little-Endian

High address



$uint32_t a = 0x87654321$

Reading from the top


byte 3 byte 2 byte 1 byte 0

byte 0 byte 1 byte 2 byte 3

Reading from the bottom

Big-Endian


High address




Low address

Little Endian vs Big Endian






Little Endian vs Big Endian






Little Endian vs Big Endian



Word stored at 0x20000000?



- ▶ If Little Endian
 value = 0x04030201
- ▶ If Big Endian
 value = 0x01020304

Example

If big endianess is used

The word stored at address 0x20008000 is

0xEE8C90A7

Memory
AddressMemory
Data0x200080030xA70x200080020x900x200080010x8C0x200080000xEE

Example

If little endianess is used

The word stored at address 0x20008000 is

0xA7908CEE

Endian only specifies byte order, not bit order in a byte!

Memory
AddressMemory
Data0x200080030xA70x200080020x900x200080010x8C0x200080000xEE


Endian on Modern Architecture


- ▶ Intel x86 and AMD64/x86-64 use little endian.
- Atmel AVR32 and OpenRISC use big endian.
- Arm Cortex-M supports both Little Endian and Big Endian. However, endian maybe fixed for specific chips.
 - ST's L4 Series, TI's Tiva C, and NXP's K64 only supports only Little Endian.







Loading Data from Memory





Storing Data to Memory





Load-Modify-Store

C statement

```
x = x + 1;
```

Assume variable X resides in memory and is a 32-bit integer


```
; Assume the memory address of x is stored in r1

LDR r0, [r1] ; load value of x from memory

ADD r0, r0, #1 ; x = x + 1

STR r0, [r1] ; store x into memory
```

3 Steps: Load, Modify, Store




Load Instructions

```
LDR rt, [rs]
 Read from memory
  ▶ Mnemonic: LoaD to Register (LDR)
  rs specifies the memory address
  rt holds the 32-bit value fetched from memory
  ▶ For Example:
               ; Assume r0 = 0x08200004
               ; Load a word:
               LDR r1, [r0]; r1 = Memory.word[0x08200004]
```


Store Instructions

```
STR rt, [rs]
  Write into memory
  Mnemonic: STore from Register (STR)
  rs specifies memory address
  ▶ Save the content of rt into memory
  For Example:
                ; Assume r0 = 0x08200004
               ; Store a word
               STR r1, [r0] ; Memory.word[0x08200004] = r1
```


Loading Word from MemoryLDR r1, [r0]; r1 = memory.word[r0] ; LDR stands for Load to Register




Processor Core




Memory




Processor Core



Memory



Processor Core



Memory

Load/Store a Byte, Halfword, Word

LDRxxx R0, [R1]

; Load data from memory into a 32-bit register


LDR	Load Word	uint32_t/int32_t	unsigned or signed int
LDR:	Load Byte	uint8_t	unsigned char
LDRH	Load Halfword	uint16_t	unsigned short int
LDRSB	Load Signed Byte	int8_t	signed char
LDRSH	Load Signed Halfword	int16_t	signed short int


STRxxx R0, [R1]

; Store data extracted from a 32-bit register into memory


STR	Store Word	uint32_t/int32_t	unsigned or signed int
STRB	Store Lower Byte	uint8_t/int8_t	unsigned or signed char
STRH	Store Lower Halfword	uint16_t/int16_t	unsigned or signed short


Load a Byte, Half-word, Word





Sign Extension





Facilitate subsequent 32-bit signed arithmetic!

Address Modes: Offset in Register

- Address accessed by LDR/STR is specified by a base register plus an offset
- Offset can be hold in a register

LDR r0, [r1, r2]

- ▶ Base memory address hold in register r1
- ▶ Offset hold r2
- ▶ Target address = r1 + r2

LDR r0, [r1,r2,LSL #2]

- ▶ Base memory address hold in register r1
- ▶ Offset = r2, LSL #2
- ▶ Target address = r1 + r2 * 4

Address Modes: Immediate Offset

- ▶ Address accessed by LDR/STR is specified by a base register plus an offset
- Offset can be an immediate value

LDR r0, [r1, #8]

- ▶ Base memory address hold in register r1
- ▶ Offset is an immediate value
- ▶ Target address = r1 + 8

Three modes for immediate offset:

- Pre-index,
- Post-index,
- Pre-index with Update

Addressing Mode: Pre-index *vs* Post-index

Pre-index
LDR r1, [r0, #4]

Post-index
LDR r1, [r0], #4

Pre-index with Update
LDR r1, [r0, #4]!

Pre-Index: LDR r1, [r0, #4]

Offset: range is -255 to +255

Assume: r0 = 0x20008000

Memory Address	Memory Data
0x20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0x20008001	0x2E
0x20008000	0x1F

Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000


Offset: range is -255 to +255

Memory Address	Memory Data
0×20008007	0x88
0×20008006	0x79
0×20008005	0x6A
0×20008004	0x5B
0x20008003	0x4C
0×20008002	0x3D
0×20008001	0x2E
0x20008000	0x1F


Pre-Index: LDR r1, [r0, #4]

Assume: r0 = 0x20008000

Offset: range is -255 to +255







Accessing an Array

C code

```
uint32_t array[10];
array[0] += 5;
array[1] += 5;
```

Assume the memory address of the array starts at 0x20008000.

Pre-index

Assume r0 = 0x20008000.

Post-Index: LDR r1, [r0], #4

Assume: r0 = 0x20008000

Memory Memory Address Data 0x20008007 0x88 0x20008006 0x79 0x20008005 0x6A 0x5B 0x20008004 0x20008003 0x4C 0x3D 0x20008002 0x2E 0x20008001 0x20008000 0x1F

→ Offset: range is -255 to +255

Post-Index: LDR r1, [r0], #4

Assume: $r\theta = \theta x 20008000$


→ Offset: range is -255 to +255

Memory Address	Memory Data
0x20008007	0x88
0x20008006	0x79
0x20008005	0x6A
0x20008004	0x5B
0x20008003	0x4C
0x20008002	0x3D
0×20008001	0x2E
• 0x20008000	0x1F


Post-Index: LDR r1, [r0], #4


Assume: r0 = 0x20008000

Offset: range is -255 to +255



0x20008000






Pre-index with Update


Pre-Index with Update: LDR r1, [r0, #4]!

Assume: r0 = 0x20008000

Offset: range is -255 to +255

Memory Address	Memory Data
0×20008007	0x88
0×20008006	0x79
0×20008005	0x6A
0×20008004	0x5B
0x20008003	0x4C
0×20008002	0x3D
0×20008001	0x2E
0×20008000	0x1F





Summary of Pre-index and Post-index

Index Format	Example	Equivalent
Pre-index	LDR r1, [r0, #4]	$r1 \leftarrow memory[r0 + 4],$
		r0 is unchanged
Pre-index	LDR r1, [r0, #4]!	$r1 \leftarrow memory[r0 + 4]$
with update		$r0 \leftarrow r0 + 4$
Post-index	LDR r1, [r0], #4	r1 ← memory[r0]
		$r0 \leftarrow r0 + 4$

Offset range is -255 to +255

```
LDRH r1, [r0]; r0 = 0x20008000
```

r1 before load

0x12345678

r1 after load

0x0000CDEF

Memory Address

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0x89

0xAB

0xCD

0xEF

```
LDSB r1, [r0]; r0 = 0x20008000
```

r1 before load

0x12345678

r1 after load

OXFFFFFFF

Memory Address

0x20008003

0x20008002

0x20008001

0x20008000

Memory Data

0x89

0xAB

0xCD

0xEF

r0 before store

0x20008000

r0 after store



Memory Address	Memory Data
0×20008007	0x00
0×20008006	0x00
0x20008005	0x00
0×20008004	0x00
0x20008003	0x00
0×20008002	0x00
0×20008001	0x00
0x20008000	0x00

r0 before store

0x20008000

r0 after store

0x20008004

Memory Address	Memory Data
0x20008007	0x00
0x20008006	0x00
0x20008005	0x00
0x20008004	0x00
0x20008003	0x76
0x20008002	0x54
0x20008001	0x32
0x20008000	0x10

r0 before the store

0x20008000

r0 after the store



Memory Address	Memory Data
0x20008007	0×00
0x20008006	0x00
0x20008005	0×00
0x20008004	0×00
0x20008003	0x00
0x20008002	0x00
0x20008001	0×00
0x20008000	0×00

r0 before store

0x20008000

r0 after store

0x20008000

Memory Address	Memory Data
0x20008007	0x76
0x20008006	0x54
0x20008005	0x32
0x20008004	0x10
0x20008003	0x00
0x20008002	0x00
0x20008001	0x00
0x20008000	0x00

r0 before store

0x20008000

r0 after store



Memory Address	Memory Data
0x20008007	0×00
0x20008006	0x00
0x20008005	0x00
0x20008004	0×00
0x20008003	0×00
0x20008002	0×00
0x20008001	0×00
0x20008000	0×00

r0 before store

0x20008000

r0 after store

0x20008004

Memory Address	Memory Data
0x20008007	0x76
0x20008006	0x54
0x20008005	0x32
0x20008004	0x10
0x20008003	0x00
0x20008002	0x00
0x20008001	0x00
0x20008000	0x00

If big endianess is used

LDR r11, [r0];
$$r0 = 0x20008000$$

r11 before load

0x12345678

rll after load

0xA7908CEE

Memory Address	Memory Data
0x20008003	0×EE
0x20008002	0x8C
0x20008001	0x90
0x20008000	0xA7

Addressing Modes for Load/Store Multiple Registers

```
STMxx rn{!}, {register_list}
LDMxx rn{!}, {register_list}
```

 \rightarrow xx = IA, IB, DA, or DB


Addressing Modes	Description	Instructions
IA	Increment After	STMIA, LDMIA
IB	Increment Before	STMIB, LDMIB
DA	Decrement After	STMDA, LDMDA
DB	Decrement Before	STMDB, LDMDB

- **IA**: address is incremented by 4 after a word is loaded or stored.
- **IB**: address is incremented by 4 before a word is loaded or stored.
- DA: address is decremented by 4 after a word is loaded or stored.
- **DB**: address is decremented by 4 before a word is loaded or stored.


Load/Store Multiple Registers

- ▶ The following are synonyms.
 - ► STM = STMIA (Increment After) = STMEA (Empty Ascending)
 - ► LDM = LDMIA (Increment After) = LDMFD (Full Descending)
- ▶ The order in which registers are listed does not matter
 - For STM/LDM, the lowest-numbered register is stored/loaded at the lowest memory address.

Store Multiple Registers




Load Multiple Registers




Cortex-M3 & Cortex-M4 Memory Map

0xFFFFFFF 32-bit Memory Address Vendor Specific 0xE0100000 External Peripheral Bus 0.5GB ▶ 2³² bytes of memory space (4 GB) 0xE0040000 Internal Peripheral Bus 0xE0000000 Harvard architecture: physically External 1GB separated instruction memory and data Device memory 0xA0000000 External RAM 1_{GB} 0x60000000 Peripheral 0.5GB 0x40000000 SRAM 0.5GB 0x20000000 Code 0.5GB

0x00000000





Pseudo-instructions

- Pseudo instruction: available to use in an assembly program, but not directly supported by hardware.
- ightharpoonup Pseudo \rightarrow not real
- Compilers translate it to one or multiple actual machine instructions
- Pseudo instructions are provided for the convenience of programmers.

LDR Pseudo-instruction

```
LDR Rt, =expr
LDR Rt, =label
```


- If the value of expr can be loaded with MOV, MVN (16-bit instruction) or MOVW (32-bit instruction), the assembler uses that instruction.
- If a valid MOV, MVN, MOVW instruction cannot be used, or if the label_expr syntax is used, the assembler places the constant in a literal pool and generates a PC-relative LDR instruction that reads the constant from the literal pool.

Software uses this pseudo instruction to set a register to some value without worrying about the size of the value.

12-bit Encoding of Immediate Numbers

15 14 13 12 11 10 9	9 8 7 6 5 4 3 2 1 0	15 14 13 12 11 10 9 8	7 6 5	4 3	2 1 0
i		imm3	a b c	d e	f g h

- ▶ MOV supports all 8-bit immediate numbers
- ▶ Range of 8-bit immediate number: 0 255
- Numbers out of this range but with some patterns can be encoded.




ADR Pseudo-instruction

▶ ADR: loads a program-relative or register-relative address into a register

```
start MOV r0,#10 ; 32-bit instruction
ADR r4,start ; 32-bit instruction
; => SUB r4,pc,#0xc
```

Summary

- Memory address is always in terms of bytes.
- How is data organized in memory?



How data is addressed?

Addressing Format	Example	Equivalent
Pre-index	LDR r1, [r0, #4]	r1 ← memory[r0 + 4], r0 is unchanged
Pre-index with update	LDR r1, [r0, #4]!	$r1 \leftarrow memory[r0 + 4]$ $r0 \leftarrow r0 + 4$
Post-Index	LDR r1, [r0], #4	r1 ← memory[r0] r0 ← r0 + 4