Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 6 Flow Control in Assembly


Zonghua Gu

Fall 2025

Three Control Structures

Sequence Structure


 Computer executes statements (instructions), one after another, in the order listed in the program



Sequence Structure


Three Control Structures

- Selection Structure
 - ▶ If-then-else
- ▶ Loop Structure
 - while loop
 - for loop



Sequence Structure

Selection Structure



Loop Structure

Review: Condition Flags

Program Status Register (PSR)

N Z C V	Q ICI/IT T	Reserved	GE	Reserved	ICI/IT	ISR number

Negative bit

- N = 1 if most significant bit of result is 1
- **Zero** bit
 - Arr Z = 1 if all bits of result are 0
- **Carry** bit
 - ► For unsigned addition, C = 1 if carry takes place
 - ► For unsigned subtraction, C = 0 (carry = not borrow) if borrow takes place
 - For shift/rotation, C = last bit shifted out
- oVerflow bit
 - V = 1 if adding 2 same-signed numbers produces a result with the opposite sign
 - Positive + Positive = Negative, or
 - Negative + negative = Positive
 - Non-arithmetic operations does not touch V bit, such as MOV, AND, LSL, MUL

Updating Condition Flags

- Method 1: append with "S"
 - \blacktriangleright ADD r0,r1,r2 \rightarrow ADDS r0,r1,r2
 - ▶ SUB r0,r1,r2 \rightarrow SUBS r0,r1,r2
- Method 2: using compare instructions

Instruction	Brief description	Flags
CMP	Compare	N,Z,C,V
CMN	Compare Negative	N,Z,C,V
TEQ	Test Equivalence	N,Z,C
TST	Test	N,Z,C

Updating Condition Flags

Instruction	Operands	Brief description	Flags
CMP	Rn, Op2	Compare	N,Z,C,V
CMN	Rn, Op2	Compare Negative	N,Z,C,V
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C

Update the status flags

- No need to add S bit.
- No need to specify destination register.

> Operations are:

- CMP operand1 operand2, but result not written
- CMN operand1 + operand2, but result not written
- TST operand1 & operand2, but result not written
- TEQ operand1 ^ operand2, but result not written

> Examples:

- CMP r0, r1
- TST r2, #5

Updating Condition Flags: CMP and CMN

CMP Rn, Operand2
CMN Rn, Operand2

- Update N, Z, C and V according to the result
- ▶ CMP subtracts Operand2 from Rn.
 - Same as SUBS, except result is discarded.
- CMN adds Operand2 to Rn.
 - Same as ADDS, except result is discarded.

Example of CMP

$$f(x) = |x|$$

```
Area absolute, CODE, READONLY
EXPORT __main
ENTRY

__main PROC
CMP r1, #0
RSBLT r0, r1, #0

done B done ; deadloop

ENDP
END
```

Assume register r1 holds x's value.

Note: RSB = Reverse SuBtract

Updating Condition Flags: TST and TEQ

```
TST Rn, Operand2; Bitwise AND
TEQ Rn, Operand2; Bitwise Exclusive OR
```

- Update N and Z according to the result
- Can update C during the calculation of Operand2
- Do not affect V
- ▶ TST performs bitwise AND on Rn and Operand2.
 - Same as ANDS, except result is discarded.
- ▶ TEQ performs bitwise Exclusive OR on Rn and Operand2.
 - Same as EORS, except result is discarded.

Unconditional Branch Instructions

Instruction	Operands	Brief description
В	label	Branch
BL	label	Branch with Link
BLX	Rm	Branch indirect with Link
ВХ	Rm	Branch indirect

- B label
 - cause a branch to label.
- BL label
 - b copy the address of the next instruction into r14 (Ir, the link register), and
 - cause a branch to label.
- ▶ BX Rm
 - branch to the address held in Rm
- ▶ BLX Rm:
 - b copy the address of the next instruction into r14 (Ir, the link register) and
 - branch to the address held in Rm

Unconditional Branch Instructions: A Simple Example

```
MOVS r1, #1

B target; Branch to target

MOVS r2, #2; Not executed

MOVS r3, #3; Not executed

MOVS r4, #4; Not executed

target MOVS r5, #5
```

- A label marks the location of an instruction
- Labels helps human to read the code
- In machine program, labels are converted to numeric offsets by assembler

Condition Codes

Suffix	Description
EQ	EQual
NE	Not Equal
CS/HS	Unsigned Higher or Same
CC/LO	Unsigned LOwer
MI	MInus (Negative)
PL	PLus (Positive or Zero)
VS	oVerflow Set
VC	oVerflow Clear
HI	Unsigned Higher
LS	Unsigned Lower or Same
GE	Signed Greater or Equal
LT	Signed Less Than
GT	Signed Greater Than
LE	Signed Less than or Equal
AL	ALways

Note AL is the default and does not need to be specified

Signed vs. Unsigned Comparison

Conditional codes applied to branch instructions

Compare	Signed	Unsigned
>	GT	HI
<u>></u>	GE	HS
<	LT	LO
≤	LE	LS
==	EQ	
≠	NE	



Compare	Signed	Unsigned
>	BGT	BHI
>=	BGE	BHS
<	BLT	BLO
<=	BLE	BLS
==	BEQ	
! =	BNE	

Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B label	Branch to label	
	BEQ label	Branch if EQ ual	Z = 1
	BNE label	Branch if Not Equal	Z = 0
	BCS/BHS Label	Branch if unsigned Higher or Same	C = 1
	BCC/BLO Label	Branch if unsigned LOwer	C = 0
	BMI Label	Branch if MInus (Negative)	N = 1
	BPL label	Branch if PLus (Positive or Zero)	N = 0
Conditional	BVS label	Branch if oVerflow Set	V = 1
Branch	BVC Label	Branch if oVerflow Clear	V = 0
	BHI label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS label	Branch if unsigned Lower or Same	C = 0 or Z = 1
	BGE label	Branch if signed Greater or Equal	N = V
	BLT label	Branch if signed Less Than	N != V
	BGT label	Branch if signed Greater Than	Z = 0 & N = V
	BLE label	Branch if signed Less than or Equal	Z = 1 or N = !V

Condition Codes

Suffix	Description	Flags tested
EQ	EQual	
NE	Not Equal	
CS/HS	Unsigned Higher or Same	
CC/LO	Unsigned LOwer	
MI	MInus (Negative)	
PL	PLus (Positive or Zero)	
PL VS	oVerflow Set	
VC	oVerflow Clear	
HI	Unsigned Higher	
LS	Unsigned Lower or Same	
GE	Signed Greater or Equal	
LT	Signed Less Than	
GT	Signed Greater Than	
LE	Signed Less than or Equal	
AL	ALways	

Note AL is the default and does not need to be specified

Condition Codes

▶ The possible condition codes are listed below:

Suffix	Description	Flags tested
EQ	EQual	Z==1
NE	Not Equal	Z==0
CS/HS	Unsigned Higher or Same	C==1
CC/LO	Unsigned LOwer	C==0
MI	MInus (Negative)	N==1
PL	PLus (Positive or Zero)	N==0
VS	oVerflow Set	V==1
VC	oVerflow Clear	V==0
HI	Unsigned Higher	C==1 and Z==0
LS	Unsigned Lower or Same	C==0 or Z==1
GE	Signed Greater or Equal	N==V
LT	Signed Less Than	N!=V
GT	Signed Greater Than	Z==0 and N==V
LE	Signed Less than or Equal	Z==1 or N!=V
AL	ALways	

Note AL is the default and does not need to be specified

Signed Greater or Equal (N == V)

CMP r0, r1
perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	 No overflow, implying the result is correct. The result is non-negative, Thus r0 - r1 ≥ 0, i.e., r0 ≥ r1 	 No overflow, implying the result is correct. The result is negative. Thus r0 - r1 < 0, i.e., r0 < r1
V = 1	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as non-negative and in fact it should be negative. Thus r0 - r1 < 0 in reality, i.e., r0 < r1 	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as negative and in fact it should be nonnegative. Thus r0 - r1 ≥ 0 in reality., i.e. r0 ≥ r1

Conclusions:

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

Signed Greater or Equal (N == V)

CMP r0, r1
perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	r0 ≥ r1	r0 < r1
V = 1	r0 < r1	r0 ≥ r1

Conclusions:

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

Signed Greater or Equal (N == V)

CMP r0, r1
perform subtraction r0 - r1, without saving the result

	N = 0	N = 1
V = 0	1	0
V = 1	0	1

Conclusions:

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

Number Interpretation

Which is greater?

0xFFFFFFF or 0x00000001

If they represent signed numbers, the latter is greater.
 (1 > -1).

If they represent unsigned numbers, the former is greater. (4294967295 > 1).

Which is Greater: 0xFFFFFFFF or 0x000000001?

It's software's responsibility to tell computer how to interpret data:

- If written in C, declare the signed vs unsigned variable
- If written in Assembly, use signed vs unsigned branch instructions

```
signed int x, y;
x = -1;
y = 1;
if (x > y)
...
```


BLE: Branch if less than or equal, signed ≤

```
unsigned int x, y;
x = 4294967295;
y = 1;
if (x > y)
...
```

BLS: Branch if lower or same, unsigned ≤

If-then Statement

C Program // a is signed integer if (a < 0) { a = 0 - a; } x = x + 1;</pre>



Implementation 1:

```
; r1 = a (signed integer), r2 = x 

CMP r1, #0 ; Compare a with 0 


BGE endif ; Go to endif if a \geq 0 

then RSB r1, r1, #0 ; a = - a 

endif ADD r2, r2, #1 ; x = x + 1
```

If-then Statement

C Program // a is signed integer if (a < 0) { a = 0 - a; } x = x + 1;</pre>



Implementation 2:

Compound Boolean Expression

```
x > 20 && x < 25
x == 20 || x == 25
!(x == 20 || x == 25)
```


```
C Program

// x is a signed integer
if(x <= 20 | | x >= 25){
    a = 1
}

CMP r0, #20 ; compare x and 20
BLE then ; go to then if x ≤ 20
CMP r0, #25 ; compare x and 25
BLT endif ; go to endif if x < 25
then MOV r1, #1 ; a = 1
endif</pre>
```

If-then-else


C Program if (a == 1) b = 3; else b = 4;



```
; r1 = a, r2 = b
CMP r1, #1 ; compare a and 1
BNE else ; go to else if a ≠ 1
then MOV r2, #3 ; b = 3
B endif ; go to endif
else MOV r2, #4 ; b = 4
endif
```

For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```




Implementation 1:

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

B check
loop ADD r1, r1, r0 ; sum += i
ADD r0, r0, #1 ; i++
check CMP r0, #10 ; check whether i < 10
BLT loop ; loop if signed less than endloop
```

For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```




Implementation 2:

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

loop CMP r0, #10 ; check whether i < 10
BGE endloop ; skip if ≥
ADD r1, r1, r0 ; sum += i
ADD r0, r0, #1 ; i++
B loop
endloop
```

Combined Program Status Registers (xPSR)



Condition Codes

▶ The possible condition codes are listed below:

Suffix	Description	Flags tested
EQ	Equal	Z=1
NE	Not equal	Z=0
CS/HS	Unsigned higher or same	C=1
CC/LO	Unsigned lower	C=0
MI	Negative	N=1
PL	Positive or Zero	N=0
VS	Overflow	V=1
VC	No overflow	V=0
HI	Unsigned higher	C=1 & Z=0
LS	Unsigned lower or same	C=0 or Z=1
GE	Signed Greater or equal	N=V
LT	Signed Less than	N!=V
GT	Signed Greater than	Z=0 & N=V
LE	Signed Less than or equal	Z=1 or N!=V
AL	Always	

Note AL is the default and does not need to be specified

Conditional Execution

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if EQual	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
ADDHS r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
ADDLO r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
ADDVS r3, r2, r1	Add if oVerflow Set	Add if V = 1
ADDVC r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
ADDLS r3, r2, r1	Add if Unsigned Lower or Same	Add if C = 0 or Z = 1
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if $Z = 1$ or $N = !V$

Conditional Execution

```
if (a <= 0)
  y = -1;
else
  y = 1;</pre>
```

```
y \rightarrow r1

CMP r0, #0

MOVLE r1, #-1; executed if LE
```

MOVGT r1, #1 ; executed if GT

LE: Signed Less than or Equal

GT: Signed Greater Than

 $a \rightarrow r0$

Conditional Execution

```
if (a==1 || a==7 || a==11)
    y = 1;
else
    y = -1;
```

```
y → r1

CMP r0, #1

CMPNE r0, #7; executed if r0 != 1

CMPNE r0, #11; executed if r0 != 7

MOVEQ r1, #1

MOVNE r1, #-1
```

NE: Not Equal

EQ: Equal

 $a \rightarrow r0$

Compound Boolean Expression

C Program	Assembly Program
<pre>// x is a signed integer</pre>	; $r0 = x$, $r1 = a$
$ if(x \le 20 x \ge 25){}$	CMP r0, #20 ; compare x and 20
a = 1;	MOVLE r1, #1 ; $a=1$ if less or equal
}	CMP r0, #25 ; CMP if greater than
	MOVGE r1, #1 ; a=1 if greater or equal
	endif

Example 1: Greatest Common Divider (GCD)

Euclid's Algorithm

```
uint32_t a, b;
while (a != b ) {
    if (a > b)
        a = a - b;
    else
        b = b - a;
}
```



```
gcd CMP r0, r1
SUBHI r0, r0, r1
SUBLO r1, r1, r0
BNE gcd
```



```
; suppose r0 = a and r1 = b
gcd CMP r0, r1 ; a > b?
BEQ end ; if a = b, done
BLO less ; a < b
SUB r0, r0, r1 ; a = a - b
B gcd
less SUB r1, r1, r0 ; b = b - a
B gcd
end</pre>
```

Example 2

```
// x in r0, y in r1
if ( x + y < 0 )
    x = 0;
else
    x = 1;</pre>
```

```
ADDS r0, r0, r1
BPL PosOrZ
MOV r0, #0
B done
PosOrZ MOV r0, #1
done
```

```
ADDS r0, r0, r1; r0 = x + y, setting CCs
MOVMI r0, #0; return 0 if n bit = 1
MOVPL r0, #1; return 1 if n bit = 0
```

Combination

Instruction	Operands	Brief description
CBZ	Rn, label	Compare and Branch if Zero
CBNZ	Rn, label	Compare and Branch if Non Zero

Except that it does not change the status flags, CBZ Rn,label is equivalent to:

```
CMP Rn, #0
BEQ label
```

Except that it does not change the status flags, CBNZ Rn, label is equivalent to:

```
CMP Rn, #0
BNE label
```

Break and Continue

Example code for break	Example code for continue
<pre>for(int i = 0; i < 5; i++){ if (i == 2) break; printf("%d, ", i) }</pre>	<pre>for(int i = 0; i < 5; i++){ if (i == 2) continue; printf("%d, ", i) }</pre>
Output: ??	Output: ??

Break and Continue

Example code for break	Example code for continue
<pre>for(int i = 0; i < 5; i++){ if (i == 2) break; printf("%d, ", i) }</pre>	<pre>for(int i = 0; i < 5; i++){ if (i == 2) continue; printf("%d, ", i) }</pre>
Output: 0, 1	Output: 0, 1, 3, 4

Break and Continue

C Program	Assembly	Program
<pre>// Find string length char str[] = "hello"; int len = 0;</pre>		<pre>; r0 = string memory address ; r1 = string length MOV r1, #0 ; len = 0</pre>
<pre>for(;;) { if (*str == '\0') break; str++; len++; }</pre>	·	<pre>LDRB r2, [r1] CBNZ r2, notZero B endloop ADD r0, r0, #1 ; str++ ADD r1, r1, #1 ; len++ B loop</pre>

IT (If-Then) instruction

IT{x{y{z}}} {cond}

- where the x, y, and z specify the existence of the optional second, third, and fourth conditional instruction respectively.
- x, y, and z are either T (Then) or E (Else)

Examples:

```
ITTE NE ; IT can be omitted
ANDNE r0,r0,r1 ; I6-bit AND, not ANDS
ADDNE r2,r2,#1 ; 32-bit ADDS
```

ADDNE r2,r2,#1 ; 32-bit ADDS MOVEQ r2,r3 ; 16-bit MOV

```
ITT EQ
MOVEQ r0,r1
ADDEQ r0,r0,#1
```

```
ITT EQ
MOVEQ r0,r1
BEQ dloop ; branch at end of IT block is permitted
```

```
ITT AL ; emit 2 non-flag setting 16-bit instructions
ADDAL r0,r0,r1 ; 16-bit ADD, not ADDS
SUBAL r2,r2,#1 ; 16-bit SUB, not SUB
ADD r0,r0,r1 ; expands into 32-bit ADD, and is not in IT block
```

IT (If-Then) instruction

IT{x{y{z}}} {cond}

- where the x, y, and z specify the existence of the optional second, third, and fourth conditional instruction respectively.
- \rightarrow x, y, and z are either \top (Then) or \vdash (Else)
- You do not need to write IT instructions in your code.
- The assembler generates them for you automatically according to the conditions specified.

Summary: Condition Codes

Suffix	Description	Flags tested
EQ	EQ ual	Z=1
NE	Not Equal	Z=0
CS/HS	Unsigned Higher or Same	C=1
CC/LO	Unsigned LO wer	C=0
MI	MInus (Negative)	N=1
PL	PLus (Positive or Zero)	N=0
VS	o <mark>V</mark> erflow <mark>S</mark> et	V=1
VC	o <mark>V</mark> erflow C leared	V=0
HI	Unsigned <mark>HI</mark> gher	C=1 & Z=0
LS	Unsigned Lower or Same	C=0 or Z=1
GE	Signed G reater or E qual	N=V
LT	Signed Less Than	N!=V
GT	Signed G reater T han	Z=0 & N=V
LE	Signed Less than or Equal	Z=1 or N!=V
AL	ALways	

Note AL is the default and does not need to be specified

Summary: Branch Instructions

	Instruction	Description	Flags tested
Unconditional Branch	B label	Branch to label	
	BEQ label	Branch if EQ ual	Z = 1
	BNE label	Branch if Not Equal	Z = 0
	BCS/BHS Label	Branch if unsigned Higher or Same	C = 1
	BCC/BLO Label	Branch if unsigned LOwer	C = 0
	BMI Label	Branch if MInus (Negative)	N = 1
	BPL label	Branch if PLus (Positive or Zero)	N = 0
Conditional	BVS label	Branch if oVerflow Set	V = 1
Branch	BVC Label	Branch if oVerflow Clear	V = 0
	BHI label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS label	Branch if unsigned Lower or Same	C = 0 or Z = 1
	BGE label	Branch if signed Greater or Equal	N = V
	BLT label	Branch if signed Less Than	N != V
	BGT label	Branch if signed Greater Than	Z = 0 & N = V
	BLE label	Branch if signed Less than or Equal	Z = 1 or N = !V

Summary: Conditionally Executed

Add instruction	Condition	Flag tested
ADDEQ r3, r2, r1	Add if EQual	Add if Z = 1
ADDNE r3, r2, r1	Add if Not Equal	Add if Z = 0
ADDHS r3, r2, r1	Add if Unsigned Higher or Same	Add if C = 1
ADDLO r3, r2, r1	Add if Unsigned LOwer	Add if C = 0
ADDMI r3, r2, r1	Add if Minus (Negative)	Add if N = 1
ADDPL r3, r2, r1	Add if PLus (Positive or Zero)	Add if N = 0
ADDVS r3, r2, r1	Add if oVerflow Set	Add if V = 1
ADDVC r3, r2, r1	Add if oVerflow Clear	Add if V = 0
ADDHI r3, r2, r1	Add if Unsigned HIgher	Add if C = 1 & Z = 0
ADDLS r3, r2, r1	Add if Unsigned Lower or Same	Add if $C = 0$ or $Z = 1$
ADDGE r3, r2, r1	Add if Signed Greater or Equal	Add if N = V
ADDLT r3, r2, r1	Add if Signed Less Than	Add if N != V
ADDGT r3, r2, r1	Add if Signed Greater Than	Add if Z = 0 & N = V
ADDLE r3, r2, r1	Add if Signed Less than or Equal	Add if $Z = 1$ or $N = !V$