

Circuit Theory and Electronics Fundamentals

T4 Laboratory Report

Aerospace Engineering, Técnico, University of Lisbon

May 20, 2021

Group 61

Guilherme Coelho, No. 95794
João Barbara, No. 95809
João Félix, No. 97238

Contents

1	Introduction	2
2	Theoretical and Simulation Analysis	3
2.1	Gain Stage	3
2.2	Output Stage	4
2.3	Theoretical Analysis	5
2.3.1	Impedances	5
2.3.2	Gain	6
2.4	Simulation Analysis	7
2.4.1	Coupling Capacitors	7
2.4.2	Bypass Capacitor	8
2.4.3	R_C	9
2.5	Comparison	10
3	Merit Results	11
4	Final Conclusion and General Notes	11

1 Introduction

In this laboratory assignment, we analysed, using both a theoretical and simulation analysis, a Sound Amplifier made of Bipolar Junction Transistors. It was made up of two different stages, a Gain stage, with the goal of having the maximum gain possible, and an output stage, whose goal was to lower the impedance. The circuit is presented in ??.

As mentioned above, we analysed the circuit theoretically, combining Operating Point, allowing us to derive important values used in the incremental analysis.

Simultaneously, the circuit is analysed by computational simulation tools, via *Ngspice*, and the results are compared to the theoretical results obtained, in Section 2. The conclusions of this study are outlined in Section 4.

We also used Ngspice to analyse the circuit by computational tools, and then compared with the results obtained in 2. The results of this comparison are outlined in 4.




Figure 1: BJT Amplifier

2 Theoretical and Simulation Analysis

In order to compare *side by side*, we'll discuss the theoretical and simulation analysis at the same time.

However, one has to present and analyse the two stages in order to fully understand the simulation. The constants values used are expressed in the table below.

Name	Value	Units
R_1	33.7	$k\Omega$ [kOhms]
R_2	3.6	$k\Omega$ [kOhms]
R_C	3.8	$k\Omega$ [kOhms]
R_E	200	Ω [Ohms]
R_{out}	400	Ω [Ohms]
C_{in}	800	μF [μ Farads]
C_E	800	μF [μ Farads]
C_o	600	μF [μ Farads]

Table 1: Constants Values

2.1 Gain Stage

Firstly, we must discuss the first half of the circuit that was used. Its goal is to ensure a high input voltage so the input signal is not degraded or distorted throughout the circuit. It also has an elevated gain associated, so this is the part that is responsible for the signal amplification.

A scheme of this circuit is presented below.




Figure 2: Gain Stage

As one can see, there are 3 types of elements: a NPN BJT, resistors and capacitors.

The first capacitor, C_{in} , is a coupling capacitor, as it acts as a DC Block, so that V_{in} doesn't impose a DC component of 0, that would change the OP of the transistor.

The second capacitor, C_E , acts as a bypass capacitor, for it ensures that for low frequencies all the current flows through R_E , and for high frequencies, it passes through the capacitor.

Generally, the output impedance of this stage (Z_{O1}) is high, when compared with the load, being the major reason why one cannot use just this stage, and we need another one.

2.2 Output Stage

As we could see in the previous section, the Gain Stage has a high Z_{O1} . For that reason, we connect a second circuit to the output of the Gain Stage, that presents a low output impedance. A scheme of this stage is presented below,




Figure 3: Output Stage

As one can see, this circuit presents similar components, however, with mild differences.

Instead of a NPN BJT, we use a PNP BJT, because it has a higher β_F , which lowers the output impedance (which is what we want). Besides, it illustrates the use of another BJT transistor.

Another capacitor, C_o , is used with a similar goal as the previous coupling capacitor. If we didn't use such component, the gain stage would impose a DC voltage of 0 to the second stage, which would ruin the transistor's OP.

As we'll see, we end up with a lower output impedance in this stage (when compared to the load) and a higher input impedance (when compared to the output impedance of the gain stage).

When combining both stages, we need to ensure that there is a compatibility between the impedances. In fact, by the voltage divider law, to make sure no voltage signal is lost, the input impedance of the second stage should be much greater than the output impedance of the first one.

In conclusion, when we merge these two circuits, we end up with our BJT Amplifier as seen in Figure 1.

2.3 Theoretical Analysis

2.3.1 Impedances

On the Theoretical side, we will evaluate the four impedances associated with the two stages (Z_{I1} , Z_{O1} , Z_{I2} and Z_{O2}) as well as the two gains associated with each stage (A_{V1} and A_{V2}). To do so, we need to perform an Operating Point Analysis to find the values necessary for the Incremental Analysis.

Regarding the first stage (Gain Stage), the input and output impedances ($\{Z_{I1}, Z_{O1}\}$, respectively) can be derived by KVL and KCL, leading us to the following expressions:

$$Z_{I1} = R_B // r_{\pi 1} \quad (1)$$

where $R_B = R_1 // R_2$.

Because of the presence of the bypass capacitor and also because in this theoretical approach it is assumed the capacitors are short-circuited (high-frequency analysis), $R_E \simeq 0$. This first stage input impedance matches also with the total input impedance of the circuit, as this stage is load-independent.

On the other hand, the first stage output impedance can be obtained by:

$$Z_{O1} = r_o // R_C \quad (2)$$

Regarding the second stage, by analysing the circuit we get:

$$Z_{I2} = \frac{(g_{m2} + g_{\pi 2} + g_{o2} + g_{E2})}{g_{\pi 2}(g_{\pi 2} + g_{o2} + g_{E2})} \quad (3)$$

$$Z_{O2} = \frac{1}{(g_{m2} + g_{\pi 2} + g_{o2} + g_{E2})} \quad (4)$$

And finally, the total output impedance:

$$Z_{OT} = \frac{v_o}{i_o} = \frac{1}{g_{o2} + g_{m2} \frac{r_{\pi 2}}{r_{\pi 2} + Z_{O1}} + g_{E2} + \frac{1}{r_{\pi 2} + Z_{O1}}} \quad (5)$$

The 4 values are presented below,

Impedances	Ohms (Ω)
Z_{I1}	1290.209759
Z_{O1}	3411.452239
Z_{I2}	37245.135442
Z_{O2}	1.375831
Z_{OT}	15.566019

Table 2: Theoretical Impedances

As a result of the compromise between the cost and overall performance, the total output impedance was unpurposely sacrificed, which is of course not what we would desire (especially because the speaker impedance is 8 Ω).

As one can see, regarding the compatibility between both stages (remembering that Z_{O1} needs to be much lower than Z_{I2}), we have pretty satisfactory results. This is needed so that there is no signal degradation or loss between these stages. It's clear that V_{in2} needs to be as close as possible to V_{O2} , confirmed if we apply a voltage divider with $Z_{I2} \gg Z_{O1}$:

$$V_{in2} = \frac{Z_{I2}}{Z_{I2} + Z_{O1}} V_{O2}. \quad (6)$$

2.3.2 Gain

In order to calculate the total gain (A_V) we performed a simple multiplication, so that we have $A_V = A_{V1}A_{V2}$. Although being an approximation, the real interaction between both stages is negligible, and because of that we can compute the gain as if it was the total gain of both separate stages.

We present a compilation of the values below,

Gain	Value
G_1	-264.565721
G_2	0.991532
G_T	-252.275561
G_{TdB}	48.037504

Table 3: Theoretical upper gain bound results

Gain	Value
G_1	-17.126226
G_2	0.991532
G_T	-16.330643
G_{TdB}	24.260066

Table 4: Theoretical lower gain bound results

Note that the first approximation considers C_E to be short-circuited and the second one that C_E behaves as an open circuit. The simulation results should bear within these two boundaries (as they actually do, see table 8) since the capacitor is never either *SC* or *OC*. These bounds as well as an approximation for the real gain will be plotted in Section 2.5.

In order to acquire a better comparison between theory and simulation, besides this approach, that considers the gain to be constant through all the frequencies, we also performed the *Time constant method* for the lower cut-off frequency.

We calculate the lower cut-off frequency ($\omega_L = 2\pi f_{CO_L}$) as,

$$\omega_L = 1/R_{eq_i}C_i + 1/R_{eq_e}C_e + 1/R_{eq_o}C_o \implies f_{CO_L} = 2\pi\omega_L \quad (7)$$

where $R_{eq} \equiv$ equivalent resistor as seen by each capacitor when the others are short-circuits.

We have,

$$R_{eq_{in}} = R_{in} + Z_{I1} \quad (8)$$

$$R_{eq_e} = R_E // \left(\frac{1}{\frac{1}{R_s || R_B + r_\pi} + \frac{g_m r_\pi}{R_s || R_B + r_\pi}} \right) \simeq R_E // \left(\frac{r_\pi + R_s || R_B}{r_\pi} \frac{1}{g_m} \right) \simeq 1/g_m \quad (9)$$

$$R_{eq_o} = R_L + Z_O \quad (10)$$

One could also do the reciprocal, but with the capacitors as open circuits in order to determine the higher cut-off frequency. Like that, we just have to consider as approximation, a slope of $+20dB/dec$, until f_{CO_L} is reached (which gives a better approximation than the constant gain one).

The theoretical value of the lower cut-off frequency is presented in the table below and will be better analysed and compared in Section 2.5.

Name	Value [Hz]
Lower CO freq	28.296662

Table 5: Theoretical Lower Cut-off frequency

2.4 Simulation Analysis

In the Simulation Analysis, we want to get the two impedances associated with the circuit, the two cut-off frequencies, f_{CO_L} and f_{CO_H} , the bandwidth and the total gain, A_V . We also check whether the BJT's are on the Forward Active Region (FAR), by comparing V_{CE} and V_{BE} for the NPN, and, analogously, V_{EC} and V_{EB} for PNP.

Name	Value
V(CE)	3.41818
V(BE)	0.667497
V(CE) greater than V(BE)	Yes

Table 6: NPN voltages and FAR confirmation

Name	Value
V(EC)	4.59871
V(EB)	0.730469
V(EC) greater than V(EB)	Yes

Table 7: PNP voltages and FAR confirmation


The results are presented in the table below:

Name	Value	Units
Gain (dB)	36.1296	dB
Gain	63.8779	
Lower CO Freq	19.9163	Hz
Higher CO Freq	1.37411E+06	Hz
Bandwidth	1.37409E+06	Hz


Table 8: Simulation results

2.4.1 Coupling Capacitors

To be able to analyse the circuit, we need to understand the Coupling Capacitor's behaviour. In our amplifier we have two coupling capacitors, C_O and C_{in} , but due to the analog nature of the functions, we will focus on the capacitor C_{in} . The two figures of the frequency response analysis are presented below.



(a) C_i low ($1nF$)




(b) C_i high ($1F$)

Figure 4: C_{in} influence


We can see that the increase of the capacitance pushes the cut-off frequency to the left and, without altering the higher cut-off frequency, anticipating it, which generates a larger bandwidth. As discussed previously, as $\omega \rightarrow 0$, $Z(C_{in}) \rightarrow \infty$, this is not surprising, so this capacitor prevents the transistor from entering the cut-off regions or the saturation, by blocking the DC component of the Audio In source. This helps the transistor operate at lower frequencies by maintaining the OP of the transistor, as C_{in} increases.

2.4.2 Bypass Capacitor

The two figures of the frequency response analysis, by changing the parameter C_E , are presented below.



(a) Low C_E effect on Gain ($1nF$)



(b) High C_E effect on Gain ($1F$)

Figure 5: C_E influence

Due to the placement of the bypass capacitor in parallel with R_E , this resistor becomes short for high and medium frequencies. The amplifier's first stage gain being inversely dependent on this resistance leads to the bypass capacitor playing an extremely important role in maximizing the gain for high and medium frequencies.

2.4.3 R_C

To conclude, we need to analyse the role of R_C on the total gain of the circuit. We also present asymptotical situations in order to fully understand that behaviour.




Figure 6: R_C influence (on the Gain)

We can see that the gain increases with R_C and also anticipates de passband. This behaviour matches the predictions given by the theoretical analysis on the gain, due to being proporcional to R_C .

To guarantee a high compatibility with speakers and AUDIO IN, we simulate the input and output impedances of the circuit. The goog compatibility is guaranteed with a high input impedance, Z_I , and a low output impedance, Z_O . The results are presented in the tables below.

Name	Value [Ω]
Input Imp	$-1233.51 + 277.892 j$
Absolute Value	1264.42

Table 9: Simulation Input Impedance

Name	Value [Ω]
Output Imp	$21.808 + 0.737357 j$
Absolute value	21.8204

Table 10: Simulation Output Impedance

In similarity with the theoretical analysis, the simulation gives off a slightly high output impedance. This is due to the compromises needed fot the merit system.

2.5 Comparison

We are now ready to make a global comparison of the two approaches, with the chosen values for the constants. Below, we present both the theoretical and simulation graphs of the gain:




Figure 7: Gain

In this case, the comparison of the shape can only be done on the left side, since we don't have the theoretical higher cut-off frequency. For this reason, there's no point in plotting the theoretical gain any further than 1MHz .

One should bear in mind that the theoretical analysis either considers the capacitors are short-circuited or are open-circuited (this approximation is made when for this analysis, the value of R_E is either 0 or R_E in Table 1, respectively). For this reason, two estimates were made (Figure 7) - in blue the capacitors are considered short-circuited; in orange the capacitors are considered open-circuited; in yellow dashed it is represented the medium-value plot, that can be considered as a rough approximation of the real gain. This theoretical approach does not guarantee a specific value for the overall gain, however it gives us a region of acceptable gains. The simulation gain obtained is satisfyingly in this prediction region.

The overall shape of the graphs is similar, noting that the theoretical one can be thought of as asymptotical rather than a precise approach. In fact, as we imposed its shape, accordingly to the one given by *Ngspice*, it is not sensible to variations that might occur (as the appearance of a *second step* in 6b).

In a greater detail analysis, when remembering the values presented in the previous sub-sections - Z_I and Z_O , A_v and f_{CO_L} -, despite the obvious differences, the comparison is satisfactory. Comparing the order of magnitude, when putting values side by side, they are within reasonable intervals of similarity. In fact, the lower cut-off frequencies (from tables 5 and 8) are really close, especially when you remember they are to be plotted in a logscale graph.

In conclusion, the theoretical approach gives a rough perspective of the overall work conditions of the amplifier, which is good in a first *sketch*.

3 Merit Results

From the results obtained through the Ngspice simulation (see Section 2.5) and considering we used the data shown in Section 1, we can compute the price and the merit using the *formulae* given in the lab assignment:

Name	Value
price	2242.01
merit	1965.72

Table 11: Total Price and Merit

For our strategy, we opted to firstly understand what each component would produce when its values changed dramatically. So we analysed the circuit *asymptotically* in order to acquire a bigger picture of the influence of each component.

After understanding that, we then made small adjustments to further perfect our results, which in turn made the merit figure rise. In this approach, we left the cost as a second thought.

To conclude, we began decreasing the cost until we found out the perfect compromise for us, giving the results shown in table 11.

4 Final Conclusion and General Notes

As a conclusion, we can state that, alike the previous lab assignment, there is not a major degree of similarity between both analysis, in terms of precision. This was expected due to the fact that the circuit is non-linear and the model used by *Ngspice* is far more complex than the theoretical model used - the Incremental Analysis one, presented on classes, only includes 2 resistors and a dependent current source. Despite these differences, as previously discussed, the theoretical model gives an overview of the behaviour, so it is useful when we don't have any simulation tools available or even to quickly verify the simulation results obtained.

With all this in mind, this laboratory enabled us to deepen our knowledge regarding BJTs and how they can be implemented to develop circuits with various purposes - in our case, an AUDIO Amplifier, even though the real model amplifiers are far more complex than the circuit implemented, achieving gains of around 115 dB. Besides, we used new concepts such as the *Time constant method*, the incremental models, the input and output impedances and the gain (these, even though already familiar, allowed us to gain flexibility and easiness).

Regarding our results, especially the simulation ones, the main goal was to have a high gain and a large enough bandwidth that would cover at least 20Hz to 20kHz, since this is the human hearing range. We can state that we obtained results that more than cover said range and would be suitable for a real audio amplifier. Given that, one possible improvement to our circuit would be to increase the gain even more, which we were not able to do.