```
1
    module RAM instrucoes (end linha, end coluna, clock, saida);
2
3
    parameter tamanho = 30; // regula o tamanho da matriz de memoria
4
    input [10:0] end linha;
5
    input [10:0] end_coluna;
6
     input clock;
7
    output reg [31:0] saida;
8
9
    integer firstclock = 0;
10
11
     reg [31:0] ram instrucoes[tamanho-1:0][tamanho-1:0];
12
13
     always @ (posedge clock) begin
14
        if(firstclock == 0)begin
15
16
17
18
          // teste entrada/saida de dados ok
          //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
19
          //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
20
     reg[1]
          //ram_instrucoes[0][2] <= 32'b1100100001000000000000000000;//out
21
    reg[1] -> saida[0][0]
22
          //ram_instrucoes[0][3] <= 32'b10010000000000000000000000000;//JUMP para
     endereco em reg[0] = linha[0] coluna[0]
          //ram instrucoes[0][4] <= 32'b11011000000000000000000000000;//HLT
23
2.4
25
26
          //testel IN OUT, LOGICAS e STORE LOAD ok
27
          //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
          //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
2.8
     reg[1]
29
          //ram instrucoes[0][2] <= 32'b110010000100000000000000000000;//OUT
     reg[1] -> saida[0][0]
30
          //ram_instrucoes[0][3] <= 32'b10000000100000000000000000001;//STORE
     reg[1] = memoria[0][1]
          //ram_instrucoes[0][4] <= 32'b01110000100000000000000000001;//LOAD
31
    memoria[0][1] -> reg[2]
32
          //ram_instrucoes[0][5] <= 32'b110010001000000000000000000001;//OUT
     reg[2] -> saida[0][1]
33
          //ram_instrucoes[0][6] <= 32'b00101000110001000000000000000;//AND
     reg[3] <- reg[2] and reg[0]
          //ram_instrucoes[0][7] <= 32'b110010001100000000000000000000010;//OUT
34
     reg[3] -> saida[0][2]
35
          //ram_instrucoes[0][8] <= 32'b001110001100010000000000000000;//OR reg[3]
     <- reg[2] or reg[0]
36
          //ram_instrucoes[0][9] <= 32'b11001000110000000000000000000010;//OUT
     reg[3] -> saida[0][2]
          //ram_instrucoes[0][10] <= 32'b01001000110001000000000000000;//XOR
37
     reg[3] <- reg[2] xor reg[0]
          38
    reg[3] -> saida[0][2]
          //ram_instrucoes[0][12] <= 32'b01011000111000100000000000000;//NOT
39
     reb[3] <- not reg[2]
          //ram_instrucoes[0][13] <= 32'b11001000110000000000000000000010;//OUT
40
     reg[3] -> saida[0][2]
          //ram_instrucoes[0][14] <= 32'b11001000000000000000000000000;//OUT
41
     reg[0] -> saida[0][0]
          //ram_instrucoes[0][15] <= 32'b110010000000000000000000000000001;//OUT
42
     reg[0] -> saida[0][1]
          //ram_instrucoes[0][16] <= 32'b11010000000000000000000000000;//NOP
43
44
          //ram_instrucoes[0][17] <= 32'b00110000110000000000000000000000;//ANDI
```

Page 1 of 6 Revision: Teste2

```
reg[3] <- andi reg[0]</pre>
          //ram_instrucoes[0][18] <= 32'b11001000110000000000000000000010;//OUT
45
    reg[3] -> saida[0][2]
46
          //ram instrucoes[0][19] <= 32'b11010000000000000000000000000000;//NOP
47
          //ram_instrucoes[0][20] <= 32'b01000000110000000000000000000;//ORI
    reg[3] <- ori reg[0]
          //ram_instrucoes[0][21] <= 32'b11001000110000000000000000000010;//OUT
48
    reg[3] -> saida[0][2]
          //ram_instrucoes[0][22] <= 32'b1101000000000000000000000000;//NOP
49
          //ram_instrucoes[0][23] <= 32'b01010000110000000000000000000000;//XORI
50
    reg[3] <- ori reg[0]
51
          //ram instrucoes[0][24] <= 32'b11001000110000000000000000000010;//OUT
    reg[3] -> saida[0][2]
          //ram_instrucoes[0][25] <= 32'b1101100000000000000000000000;//HLT
52
53
54
          //teste2 SL SR MOVE ok
          //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
55
56
          //// com o numero 2 como entrada
          //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
57
    reg[1]
          //ram_instrucoes[0][2] <= 32'b110010000100000000000000000001;//OUT
58
    reg[1] -> saida[0][1]
          //ram_instrucoes[0][3] <= 32'b10001000100000000000000000000;//MOVE
59
    reg[2] <- reg[1]
          //ram_instrucoes[0][4] <= 32'b1100100010000000000000000000010;//OUT
60
    reg[2] -> saida[0][2]
61
          //ram_instrucoes[0][5] <= 32'b011010001100010000000000000000;//SL reg[3]
     <- sl reg[2]
          62
    reg[3] -> saida[0][2]
          //ram_instrucoes[0][7] <= 32'b011000001000011000000000000000;//SR reg[2]
63
     <- sr reg[3]
64
          //ram instrucoes[0][8] <= 32'b11001000100000000000000000000010;//OUT
    reg[2] -> saida[0][2]
          //ram_instrucoes[0][9] <= 32'b10010000000110000000000000000;//JUMP
65
    PC[0][5] (reg[6])
66
          //ram instrucoes[0][10] <= 32'b11011000000000000000000000000;//HLT
67
68
          //teste3 ADD ok
69
          //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
          //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
70
    reg[1]
71
          //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
    reg[1] -> saida[0][0]
72
          //ram_instrucoes[0][3] <= 32'b11010000000000000000000000000;//NOP
          //ram_instrucoes[0][4] <= 32'b11000000100000000000000000000;//IN ->
73
    reg[2]
          //ram_instrucoes[0][5] <= 32'b110010001000000000000000000001;//OUT
74
    reg[2] -> saida[0][1]
75
          //ram_instrucoes[0][6] <= 32'b0000000110000100010000000000;//ADD
    reg[3] <- reg[1]+reg[2]
          //ram_instrucoes[0][7] <= 32'b11001000110000000000000000000010;//OUT
76
    reg[3] -> saida[0][2]
77
          //ram_instrucoes[0][8] <= 32'b100100000000000000000000000000;//JUMP
    PC[0][0](reg[0])
78
79
          //teste SUB ok
80
          //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
          //ram_instrucoes[0][1] <= 32'b11000000010000000000000000000;//IN ->
81
     reg[1]
82
          //ram_instrucoes[0][2] <= 32'b110010000100000000000000000000;//OUT
    reg[1] -> saida[0][0]
```

Page 2 of 6 Revision: Teste2

```
//ram_instrucoes[0][3] <= 32'b1101000000000000000000000000;//NOP
83
84
            //ram instrucoes[0][4] <= 32'b11000000100000000000000000000;//IN ->
      reg[2]
85
            //ram instrucoes[0][5] <= 32'b1100100010000000000000000000001;//OUT
      reg[2] -> saida[0][1]
            //ram_instrucoes[0][6] <= 32'b00010000110000100010000000000;//SUB
86
      reg[3] <- reg[1]-reg[2]
87
            //ram_instrucoes[0][7] <= 32'b1100100011000000000000000000010;//OUT
      reg[3] -> saida[0][2]
            //ram_instrucoes[0][8] <= 32'b10010000000000000000000000000;//JUMP
88
      PC[0][0](reg[0])
89
90
91
            //teste MUL ok
92
            //ram_instrucoes[0][0] <= 32'b110100000000000000000000000000000;//NOP
93
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
      reg[1]
94
            //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
      reg[1] -> saida[0][0]
95
            //ram_instrucoes[0][3] <= 32'b11010000000000000000000000000;//NOP
            //ram instrucoes[0][4] <= 32'b11000000100000000000000000000;//IN ->
96
      reg[2]
            //ram_instrucoes[0][5] <= 32'b110010001000000000000000000000001;//OUT
97
      reg[2] -> saida[0][1]
98
            //ram_instrucoes[0][6] <= 32'b00100000110000100000000000000;//MUL
      reg[3] < - reg[1] \times reg[2]
99
            //ram_instrucoes[0][7] <= 32'b1100100011000000000000000000010;//OUT
      reg[3] -> saida[0][2]
100
            //ram_instrucoes[0][8] <= 32'b100100000000000000000000000000;//JUMP
      PC[0][0](reg[0])
101
102
            //teste ADDI SUBI ok
103
            //ram instrucoes[0][0] <= 32'b110100000000000000000000000000000;//NOP
104
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
      reg[1]
105
            //ram_instrucoes[0][2] <= 32'b1100100001000000000000000000010;//OUT
      reg[1] -> saida[0][2]
            //ram_instrucoes[0][3] <= 32'b110100000000000000000000000000000;//NOP
106
107
            //ram_instrucoes[0][4] <= 32'b000010001000010000000000000000;//ADDI
      reg[2] <- addi reg[1]</pre>
            //ram_instrucoes[0][5] <= 32'b1100100010000000000000000000010;//OUT
108
      reg[2] -> saida[0][2]
            //ram instrucoes[0][6] <= 32'b110100000000000000000000000000000;//NOP
109
            //ram_instrucoes[0][7] <= 32'b000110000100010000000000000000;//SUBI
110
      reg[1] <- subi reg[2]
            111
      reg[1] -> saida[0][2]
112
            //ram instrucoes[0][9] <= 32'b100100000001010000000000000000;//JUMP
     PC[0][4](reg[5])
113
114
            //teste JUMPZ ok
            //ram_instrucoes[0][0] <= 32'b110100000000000000000000000000000;//NOP
115
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
116
117
            //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
      reg[1] -> saida[0][0]
            //ram_instrucoes[0][3] <= 32'b11010000000000000000000000000;//NOP
118
            //ram_instrucoes[0][4] <= 32'b000110001000001000000000000000;//SUBI
119
      reg[2] <- subi reg[1]</pre>
120
            //ram_instrucoes[0][5] <= 32'b10110000000000000000000000000;//JUMPZ
      PC[0][0](reg[0])
121
            //ram_instrucoes[0][6] <= 32'b110010000100000000000000000001;//OUT
```

Page 3 of 6 Revision: Teste2

```
reg[1] -> saida[0][0]
            //ram_instrucoes[0][7] <= 32'b1101100000000000000000000000;//HLT
122
123
124
125
            //teste JUMPN ok
            //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
126
127
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
      reg[1]
            //ram_instrucoes[0][2] <= 32'b1100100001000000000000000000;//OUT
128
      reg[1] -> saida[0][0]
129
            //ram instrucoes[0][3] <= 32'b110100000000000000000000000000000;//NOP
            //ram instrucoes[0][4] <= 32'b000110001000001000000000000000;//SUBI
130
      reg[2] <- subi reg[1]</pre>
            //ram instrucoes[0][5] <= 32'b10100000000000000000000000000;//JUMPN
131
      PC[0][0](reg[0])
            //ram_instrucoes[0][6] <= 32'b110010000100000000000000000001;//OUT
132
      reg[1] -> saida[0][0]
133
            //ram_instrucoes[0][7] <= 32'b11011000000000000000000000000;//HLT
134
135
136
            //teste LOADI JUMPI ok
137
            //ram instrucoes[0][0] <= 32'b110100000000000000000000000000000;//NOP
138
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
     reg[1]
            //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
139
      reg[1] -> saida[0][0]
            //ram_instrucoes[0][3] <= 32'b100000000000000000000000000001;//STORE
140
      reg[1] = memoria[0][1]
141
            ///com o numero 1 como entrada
            //ram_instrucoes[0][4] <= 32'b1101000000000000000000000000;//NOP
142
            //ram_instrucoes[0][5] <= 32'b011110001000000000000000000000;//LOADI
143
     memoria[0][1] -> reg[2]
144
            //ram instrucoes[0][6] <= 32'b110010001000000000000000000001;//OUT
      reg[2] -> saida[0][1]
            //ram_instrucoes[0][7] <= 32'b11010000000000000000000000000;//NOP
145
146
            //ram_instrucoes[0][8] <= 32'b100110000000000000000000000000;//JUMPI
147
148
            //teste JUMPNI JUMPZI ok
149
150
            //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
            //ram_instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
151
     reg[1]
            //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
152
      reg[1] -> saida[0][0]
153
            //ram_instrucoes[0][3] <= 32'b11010000000000000000000000000;//NOP
            //ram_instrucoes[0][4] <= 32'b00011000100000100000000000000;//SUBI
154
      reg[2] <- subi reg[1]
            ///com o numero 10 como entrada
155
            //ram_instrucoes[0][5] <= 32'b11010000000000000000000000000;//NOP
156
            //ram_instrucoes[0][6] <= 32'b10101000000000000000000000000;//JUMPNI
157
158
            ///com o numero 12 como entrada
159
            //ram_instrucoes[0][7] <= 32'b11010000000000000000000000000;//NOP
            //ram_instrucoes[0][8] <= 32'b10111000000000000000000000000;//JUMPZI
160
161
            //ram_instrucoes[0][9] <= 32'b110110000000000000000000000000;//HLT
162
            //ram_instrucoes[0][10] <= 32'b1100100001000000000000000000010;//OUT
      reg[1] -> saida[0][2]
            //ram_instrucoes[0][11] <= 32'b1101100000000000000000000000000;//HLT
163
            //ram_instrucoes[0][12] <= 32'b11001000000000000000000000000010;//OUT
164
      reg[0] -> saida[0][2]
            //ram_instrucoes[0][13] <= 32'b1101100000000000000000000000;//HLT
165
166
167
```

Revision: Teste2

```
168
            //teste pre fibonacci ok
            //ram_instrucoes[0][0] <= 32'b11010000000000000000000000000;//NOP
169
            //ram instrucoes[0][1] <= 32'b11000000100000000000000000000;//IN ->
170
      reg[1]
171
            //ram_instrucoes[0][2] <= 32'b11001000010000000000000000000;//OUT
      reg[1] -> saida[0][0]
172
            //ram_instrucoes[0][3] <= 32'b110100000000000000000000000000;//NOP
            //ram_instrucoes[0][4] <= 32'b11000000100000000000000000000;//IN ->
173
      reg[2]
            //ram_instrucoes[0][5] <= 32'b110010001000000000000000000001;//OUT
174
      reg[2] -> saida[0][1]
            //ram_instrucoes[0][6] <= 32'b00010000100001000010000000000;//SUB
175
      reg[1] <- reg[1]-reg[2]
            //ram_instrucoes[0][7] <= 32'b1100100001000000000000000000010;//OUT
176
      reg[1] -> saida[0][2]
            //ram_instrucoes[0][8] <= 32'b0001000010000100001000000000;//SUB
177
      reg[1] <- reg[1]-reg[2]
178
            //ram_instrucoes[0][9] <= 32'b11001000010000000000000000000010;//OUT
      reg[1] -> saida[0][2]
            //ram_instrucoes[0][10] <= 32'b11011000000000000000000000000;//HLT
179
180
181
182
183
184
            // teste Fibonacci --
185
            //ram_instrucoes[0][0] <= 32'b110100000000000000000000000000000;//NOP
186
            //ram_instrucoes[0][1] <= 32'b110100000000000000000000000000000;//NOP
187
188
            //ram_instrucoes[0][2] <= 32'b11000000100000000000000000000;//IN ->
      reg[1]
            //ram_instrucoes[0][3] <= 32'b1100100001000000000000000000;//OUT
189
      reg[1] -> saida[0][0]
190
            //ram instrucoes[0][4] <= 32'b100010000100001000000000000000;//MOVE
      reg[1] <- reg[1]
            //ram_instrucoes[0][5] <= 32'b10110000000111100000000000000;//JZ -> PC
191
      [0][25] (reg[15])
            //ram_instrucoes[0][6] <= 32'b00010000100111100000000000;//SUB
192
      reg[1] <- reg[1] - 2 (reg[7])
            //ram_instrucoes[0][7] <= 32'b10110000001100000000000000000;//JZ -> PC
193
      [0][19] (reg[12])
            //ram_instrucoes[0][8] <= 32'b10100000001100000000000000000;//JN -> PC
194
      [0][19] (reg[12])
            //ram_instrucoes[0][9] <= 32'b000000101101010010010000000000;//ADD
195
      reg[11] < - reg[10] + reg[9]
            //ram_instrucoes[0][10] <= 32'b00010000101000010100000000000;//SUB
196
      reg[1] <- reg[1]-reg[8]
            //ram_instrucoes[0][11] <= 32'b10110000001110000000000000000;//JZ -> PC
197
      [0][23] (reg[14])
            //ram_instrucoes[0][12] <= 32'b000000101010101010000000000;//ADD
198
      reg[9] <- reg[10]+reg[11]
            //ram_instrucoes[0][13] <= 32'b00010000101000010100000000000;//SUB
199
      reg[1] <- reg[1]-reg[8]
200
            //ram_instrucoes[0][14] <= 32'b1011000000110000000000000000;//JZ -> PC
      [0][19] (reg[12])
            //ram_instrucoes[0][15] <= 32'b000000101001011010010000000000;//ADD
201
      reg[10] <- reg[11]+reg[9]
            //ram_instrucoes[0][16] <= 32'b0001000001010000000000000000;//SUB
202
      reg[1] <- reg[1]-reg[8]
            //ram_instrucoes[0][17] <= 32'b10110000000110100000000000000;//JZ -> PC
203
      [0][21] (reg[13])
            //ram_instrucoes[0][18] <= 32'b1001000000100000000000000000000;//JUMP PC
204
      <- [0][9] (reg[16])
```

Page 5 of 6 Revision: Teste2

```
205
     reg[9] -> saida[0][2]
206
          //ram_instrucoes[0][20] <= 32'b11011000000000000000000000000;//HLT
207
          //ram_instrucoes[0][21] <= 32'b11001010100000000000000000000010;//OUT
     reg[10] -> saida[0][2]
208
          //ram_instrucoes[0][22] <= 32'b1101100000000000000000000000;//HLT
209
          //ram_instrucoes[0][23] <= 32'b11001010110000000000000000000010;//OUT
     reg[11] -> saida[0][2]
          //ram_instrucoes[0][24] <= 32'b1101100000000000000000000000;//HLT
210
          211
     reg[0] -> saida[0][2]
          //ram instrucoes[0][26] <= 32'b11011000000000000000000000000000;//HLT
212
213
214
215
          firstclock <= 1;</pre>
       end
216
217
     end
218
219
     always @(end_linha or end_coluna) begin
       saida <= ram_instrucoes[end_linha][end_coluna];</pre>
220
221
     end
222
     endmodule
```