

# Files – theory & examples

by pwkolas / August 10, 2017 / Keywords

VHDL provides mechanism to work with files. This feature is useful, when there is a need to store some data like test vectors, parameters or results of the simulation. Way of working with files in VHDL is very similar to other languages. File is treated as an object. It can be created in an architecture body, process or subprograms. To properly work with files, following steps should be done:

- 1. Define type of a file
- 2. Declare object of the defined file type
- 3. Open the file
- 4. Perform write/read operations
- 5. Close the file

## 1. Define type of a file

```
type file_type_name is file of type;
```

This command specifies what kind of data will be stored in a file. *Type* can be any scalar type (vector, integer etc.) or composite type (record and array, but only one-dimensional). Others types are forbidden.

During defining the new file type, implicitly are created procedures and functions, which give access to the files: file\_open (two versions), read, write, endfile, file\_close.

```
procedure file_open (
  file file_ptr : file_type_name;
  file_path : in string;
  open_kind : in file_open_kind := read_mode
);
procedure file_open (
  status : out file_open_status;
```

```
file file_ptr
                    : file type name;
  file_path
                    : in string;
  open kind
                    : in file open kind := read mode
);
procedure read (
  file file_ptr : file_type_name;
  value
                    : out data type
);
procedure write (
  file file_ptr : file_type_name;
  value
                    : in data type
);
procedure file_close (
  file file_ptr : file_type_name;
);
function endfile (file file_ptr : file_type_name) return
boolean;
```

### Explanation of some types used in procedures:

• parameter file\_open\_status

It is worth to notice that two different functions *file\_open* are created. The difference is in one output – *file\_open\_status*. This output informs if there were any problems during opening the file. Possible values:

- open\_ok everything is OK
- status\_error file is already open
- name\_error
  - o in read mode files does not exist
  - o in write mode files can not be created
- mode\_error file can not be open in a specified mode

Object of this type must be declared before it is used i.e.:

```
variable variable_name : file_open_status;
```

I encourage to use this version, because in case of any problems with opening the file, it is easier to find the reason of it.

parameter file\_open\_kind

file\_open\_kind describes access to a file:

- read\_mode
- write\_mode
- append\_mode
- function endfile

Function *endfile* is very useful, cause it checks End Of File character. It returns true if checked value is not a declared file type.

### 2. Declare object of the defined file type

At this point, we know what kind of data the file stores. Now it is time to declare the object (of a given file type):

```
file file_ptr : file_type_name;
```

That declaration says that file\_ptr object points to the file with data\_type data.

## 3. Open the file

Opening the file means connecting object declared in point 2. with the file existing in the system. It can be done in two ways:

• by extending declaration part:

**file** file\_ptr : file\_type\_name **open** file\_open\_kind **is** file\_path;

• by using *file\_open* procedure described in point 1. *File\_open* procedure can be used only in statement part of the architecture.

What is the difference? First version opens the file during declaration. It still uses *file\_open* procedure but this is done implicitly.

Second, explicit method, uses procedure *file\_open*. File is open when that procedure is executed. What is an advantage? Before you open a file, you can do some other tasks.

## 4. Perform write/read operations

To do any operations on the file *read/write* procedures are used.

#### 5. Close the file

Although *file\_close* procedure is used implicitly, when architecture or subprogram is finished, always try to close the file when all operations are done.

### After theory, time to examples

**Example 1:** read/write integers to the files

```
library ieee;
 1.
      use ieee.std logic 1164.all;
 2.
     use ieee.numeric std.all;
 3.
 4.
 5.
      entity ReadIntFromFile is
      end ReadIntFromFile;
 6.
 7.
      architecture ReadIntFromFile rtl of ReadIntFromFile is
 8.
 9.
10.
         constant C FILE NAME RD :string := "./dat/ReadIntFromFileIn.dat";
         constant C FILE NAME WR :string :=
11.
     "./dat/ReadIntFromFileOut.dat";
12.
         constant C CLK
                                  :time := 10 ns;
13.
         signal clk
                                  :std logic := '0';
14.
15.
         signal rst
                                  :std logic := '0';
16.
         signal data
                                  :integer := 1;
17.
         signal eof
                                  :std logic := '0';
18.
19.
         type INTEGER FILE is file of integer;
20.
         file fptrrd
                                  :INTEGER FILE;
21.
         file fptrwr
                                  :INTEGER FILE;
22.
23.
     begin
24.
25.
     ClockGenerator: process
26.
     begin
27.
         clk <= '0' after C CLK, '1' after 2*C CLK;
28.
         wait for 2*C CLK;
29.
     end process;
30.
31.
     rst <= '1', '0' after 100 ns;
32.
33.
     GetData proc: process
34.
```

```
variable statrd : FILE OPEN STATUS;
35.
         variable statwr : FILE OPEN STATUS;
36.
37.
38.
         variable varint data :integer := 1;
39.
     begin
40.
41.
42.
         data
                  <= 1;
                   <= '0';
43.
         eof
44.
45.
         wait until rst = '0';
46.
         file open(statrd, fptrrd, C FILE NAME RD, read mode);
47.
48.
         file open(statwr, fptrwr, C FILE NAME WR, write mode);
49.
         while (not endfile(fptrrd)) loop
50.
            wait until clk = '1';
51.
            read(fptrrd, varint data);
52.
            write(fptrwr, varint data);
53.
            data <= varint data;</pre>
54.
55.
         end loop;
         wait until rising edge(clk);
56.
                   <= '1';
57.
         eof
         file close(fptrrd);
58.
         file close(fptrwr);
59.
         wait;
60.
      end process;
61.
62.
63.
      end ReadIntFromFile rtl;
```

#### **Example 2:** read/write vectors to the files

```
library ieee;
 1.
 2.
     use ieee.std logic 1164.all;
     use ieee.numeric std.all;
 3.
 4.
     entity ReadVecFromFile is
 5.
     end ReadVecFromFile;
 6.
7.
     architecture ReadVecFromFile rtl of ReadVecFromFile is
 8.
 9.
         constant C FILE NAME RD :string := "./dat/ReadVecFromFileIn.dat";
10.
         constant C FILE NAME WR :string
11.
     "./dat/ReadVecFromFileOut.dat";
```

```
constant C CLK
                                   :time := 10 \text{ ns};
12.
13.
         signal clk
                                   :std logic := '0';
14.
                                   :std logic := '0';
15.
         signal rst
                                   :std logic vector(4-1 downto 0);
         signal data
16.
                                   :std logic := '0';
         signal eof
17.
18.
         type STD FILE is file of std logic vector(4-1 downto 0);
19.
20.
         file fptrrd
                                   :STD FILE;
         file fptrwr
21.
                                   :STD FILE;
22.
23.
      begin
24.
25.
      ClockGenerator: process
      begin
26.
         clk <= '0' after C_CLK, '1' after 2*C_CLK;</pre>
27.
         wait for 2*C CLK;
28.
      end process;
29.
30.
      rst <= '1', '0' after 100 ns;
31.
32.
33.
      GetData proc: process
34.
35.
         variable statrd
                                   :FILE OPEN STATUS;
36.
         variable statwr
                                   :FILE OPEN STATUS;
37.
                                   :std logic vector(4-1 downto 0);
38.
         variable varstd data
39.
40.
      begin
41.
42.
                  <= (others => '0');
         data
43.
         eof
                    <= '0';
44.
45.
         wait until rst = '0';
46.
         file open(statrd, fptrrd, C FILE NAME RD, read mode);
47.
         file open(statwr, fptrwr, C FILE NAME WR, write mode);
48.
49.
50.
         while (not endfile(fptrrd)) loop
            wait until clk = '1';
51.
            read(fptrrd, varstd data);
52.
            write(fptrwr, varstd data);
53.
            data <= varstd data;</pre>
54.
55.
         end loop;
```

```
wait until rising edge(clk);
56.
57.
         eof
                   <= '1';
         file close(fptrrd);
58.
         file close(fptrwr);
59.
         wait;
60.
61.
      end process;
62.
      end ReadVecFromFile rtl;
63.
```

**Example 3:** read/write integers to the files, but with use extended declaration part instead of *file\_open* procedure

```
1.
      library ieee;
 2.
      use ieee.std logic 1164.all;
 3.
      use ieee.numeric std.all;
 4.
 5.
     entity ReadIntFromFileImpOpen is
 6.
     end ReadIntFromFileImpOpen;
 7.
 8.
     architecture ReadIntFromFileImpOpen rtl of ReadIntFromFileImpOpen is
 9.
10.
         constant C FILE NAME RD :string := "./dat/ReadIntFromFileIn.dat";
         constant C FILE NAME WR :string
11.
     "./dat/ReadIntFromFileOut.dat";
         constant C CLK
12.
                                  :time := 10 \text{ ns};
13.
14.
         signal clk
                                  :std logic := '0';
                                  :std logic := '0';
15.
         signal rst
16.
         signal data
                                  :integer := 1;
                                  :std logic := '0';
         signal eof
17.
18.
19.
         type INTEGER FILE is file of integer;
                                  :INTEGER FILE open READ MODE is
         file fptrrd
20.
     C FILE NAME RD;
21.
         file fptrwr
                                  :INTEGER FILE open WRITE MODE is
     C FILE NAME WR;
22.
23.
     begin
24.
     ClockGenerator: process
25.
26.
     begin
         clk <= '0' after C CLK, '1' after 2*C CLK;
27.
         wait for 2*C CLK;
28.
29.
     end process;
```

```
30.
31.
      rst <= '1', '0' after 100 ns;
32.
33.
      GetData proc: process
34.
35.
         variable varint data :integer := 1;
36.
37.
      begin
38.
39.
         data
                    <= 1;
40.
         eof
                    <= '0';
41.
42.
         wait until rst = '0';
43.
44.
         while (not endfile(fptrrd)) loop
45.
            wait until clk = '1';
            read(fptrrd, varint data);
46.
47.
            write(fptrwr, varint data);
48.
            data <= varint data;</pre>
49.
         end loop;
50.
         wait until rising edge(clk);
51.
                    <= '1';
         eof
52.
         file close(fptrrd);
         file close(fptrwr);
53.
54.
         wait;
55.
      end process;
56.
      end ReadIntFromFileImpOpen rtl;
57.
```

- \* When you simulate given examples, you will see that codes do not behave as you would expect. In next post I am going to explain why.
- \* I described theory of working with files with VHDL. Those are basics, but it does not mean that it is the simplest method to work with files. It just describes how it is done. In next posts I am going to describe more convenient and simpler ways to work with files.

\*\*\* \*\*\* \*\*\*

All source codes used in that post you can find on gitlab.com.

\*\*\* \*\*\* \*\*\*

Tags: Files Read Write

PREVIOUS NEXT

Developing design: moving average filter. Part 5 – model of the filter. Files – data representation mismatch

# 2 thoughts on "Files – theory & examples"



#### **SINDHUJA**

September 26, 2019 at 12:07 pm

how to read from a file and write the output to the same file? suppose input is 111 and output is 0 so finally the input file must have 1110 in it?

Reply



#### **PWKOLAS**

October 12, 2019 at 1:04 am

VHDL LRM in "File operations" chapter, defines three access modes to file objects: READ\_MODE, WRITE\_MODE, APPEND\_MODE (for details please refer to LRM).

None of them do what you want.

Consider, if you need to write output data to the same file... I always prefer keeping results in a separated file.

However if you really need to do that, I would suggest:

- 1. write the output data to another file,
- 2. remove the input file,
- 3. rename output file to original input file name (from a system level, e.g. by script).

I guess, this is the simplest, fastest and optimised way.

Reply

## Leave a Reply

Your email address will not be published. Required fields are marked \*

omment	
	//
ame *	
nail *	
ebsite	
Save my name, email, and website in this browser for the next time I comment.	
POST COMMENT	

# **Tags**

Altera Architecture Array ASCII Char Component Configuration Counter D Flip-Flop Entity Files For Loop

Function Generic HEX HighAttribute If Statement Length Log2 Matlab Modelsim Moving Average

Filter Package Ports Procedure Process Read Registers Resize Simulation Square root Synchronous logic

Testbench TextIO Unconstrained Wait Write Xilinx

## **Recent Posts**

Square Root. Part 3 – summary.

Square Root. Part 2 – pipelined version.

Square Root. Part 1 – iterative version.

Array – basics

Attribute LENGTH

# **Archives**

April 2020

February 2020

October 2019

May 2018

November 2017

October 2017

September 2017

August 2017

July 2017

May 2017

April 2017

March 2017

February 2017

September 2016

August 2016

July 2016

June 2016

Neve | Powered by WordPress