

```
graph TD; A([clock setup]) --> B[set voltage level]; B --> C[init master clock]; C --> D[init auxiliar clock]; D --> E([return]);
```

clock setup

set voltage  
level

init master  
clock

init auxiliar  
clock

return

