## **MICROCONTROLADORES**

## FAMÍLIA 8031/8051

Prof. Ferlin

## MCS®-51 INSTRUCTION SET

## 8051 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter. Instructions that Affect Flag Settings(1) Instruction Instruction Flag OV AC C OV AC 0 CLR C ADD X Х Х CPL C Х ADDC X Х X ANL C,bit Х SUB8

Х MUL Х ANL C,/bit 0 Х Х DIV ORL C,bit Х ORL C,bit DA X MOV C,bit Х RRC X Х CUNE RLC SETB C

(1) Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Note on instruction set and addressing modes:

Rn — Register R7-R0 of the currently selected Register Bank.

direct — 8-bit internal data location's address.

This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].

 @Ri — 8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.

#data — 8-bit constant included in instruction. #data 16 — 16-bit constant included in instruction.

addr 16 — 16-bit destination address. Used by LCALL & LJMP. A branch can be anywhere within the 64K-byte Program Memory address space.

addr 11 — 11-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

following instruction.

-- Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

bit -- Direct Addressed bit in Internal Data

RAM or Special Function Register.

ion Set	Summar	у		
Mnemonic		Description	Byte	Oscillator Period
ARITH	METIC OPI			
ADD	A,Rn	Add register to Accumulator	1	12
ADD	A,direct	Add direct byte to Accumulator	2	12
ADD	A,@Ri	Add indirect RAM to Accumulator	1	12
ADD	A,#data	Add immediate data to Accumulator	2	12
ADDC	A,Rn	Add register to Accumulator	1	12
ADDC	A,direct	Add direct byte to Accumulator	2	12
ADDC	A,@Ri	with Carry Add indirect RAM to Accumulator	1	12
ADDC	A, #data	with Carry Add immediate data to Acc with Carry	2	12
SUBB	A,An	Subtract Register from Acc with borrow	1	12
SUBB	A,direct	Subtract direct byte from Acc with borrow	2	12
SUBB	A,@Ri	Subtract indirect RAM from ACC with borrow	1	12
SUBB	A, #data	Subtract immediate data from Acc with borrow	2	12
INC	Α	Increment Accumulator	1	12
INC	Rn	Increment register	1	12
INC	direct	Increment direct byte	2	12
INC	@Ri	Increment direct RAM	1	12
DEC	Α	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	12
DEC	direct	Decrement direct	2	12
DEC	@Ri	Decrement indirect RAM	1	12

All mnemonics copyrighted @Intel Corporation 1980

Tabela 16a. (Tabela do Conjunto de Instruções da família MCS-51)

8051 Instruction Set Summary (Continued)

Мпетопіс		Description	Byte	Oscillator Period
ARIT	HMETIC OPER	RATIONS (Continue	d)	į
Ī	DPTR	Increment Data	1	24
		Pointer		
MUL	AB	Multiply A & B	1	48
DIV	AB	Divide A by B	1	48
DA	A	Decimal Adjust	1	12
		Accumulator		
Logi	CAL OPERAT			
	A,Rn	AND Register to	1	12
1	. 4	Accumulator	*	
ANL	A.direct	AND direct byte	2	12
	, ,, ,, , , , , , , , , , , , , , , , ,	to Accumulator	_	
ANI	A,@Ri	AND indirect	1	12
1	, .,	RAM to	•	
1		Accumulator		
ANI	A, #data	AND immediate	2	12
) AIRC	A, wuala	data to	2	, ,
1		Accumulator		
A N.	direct.A	AND Accumulator	2	12
ANC	Ull ect,A		2	12
	direct.#data	to direct byte AND immediate	3	24
VIAL	Grect, + Jala	data to direct byte	3	24
001	4 Da	•	1	12
OHL	A,Ra	OR register to	'	12
	A	Accumulator	•	40
OHL	A, direct	OR direct byte to	2	12
00.	4.05	Accumulator		40
OHL	A,@Ri	OR indirect RAM	1	12
		to Accumulator	_	4.0
OHL	A,#data	QR immediate	2	12
		data to		
l		Accumulator	_	
OHL	direct,A	OR Accumulator	2	12
		to direct byte	_	
OHL	direct, #data		3	24
	. =	data to direct byte		
XHL	A,Rn	Exclusive-OR	1	12
		register to		
		Accumulator		
XRL	A, direct	Exclusive-OR	2	12
		direct byte to		
1		Accumulator		
XRL	A,@Ri	Exclusive-OR	1	12
1		indirect RAM to		
		Accumulator		
XRL	A, ≠data	Exclusive-OR	2	12
1		immediate data to		
		Accumulator		
XRL	direct,A	Exclusive-OR	2	12
		Accumulator to		
1		direct byte		
XRL	direct, #data	Exclusive-OR	3	24
		immediate data		!
		to direct byte		}
CLR	Α	Clear	1	12
		Accumulator		
CPL	Α	Complement	1	12
		Accumulator		

M	Mnemonic Description		Byte	Oscillator Period		
LOGIC	LOGICAL OPERATIONS (Continued)					
RL	A	Rotate	1	12		
	. ,	Accumulator Left				
RLC	Α	Rotate	1	12		
11.20		Accumulator Left	•			
00		through the Carry		12		
RR	A	Rotate	1	12		
		Accumulator				
		Right				
RRC	A	Rotate	1	12		
		Accumulator				
		Right through				
		the Carry				
SWAP	Α	Swap nibbles	1	12		
		within the				
		Accumulator				
DATA .	TRANSFER					
MOV	A,Rn	Move	1	12		
INICV	Amu	register to	•	, 2		
		•				
		Accumulator		40		
MOV	A,direct	Move direct	2	12		
		byte to		j		
		Accumulator		į		
MOV	A,@Rí	Move indirect	1	12		
		RAM to				
į		Accumulator				
MOV	A, #data	Move	2	12		
i	,	immediate	_			
ļ		data to				
		Accumulator				
MOV	Rn,A		1	12		
INCV	nn,A	Move	,	12		
		Accumulator				
		to register				
MOV	Rn,direct	Move direct	2	24		
		byte to				
Ì		register				
MOV	Rn, #data	Move	2	12		
		immediate data				
		to register				
MOV	direct.A	Move	2	12		
	Gill GGC.71	Accumulator	-	· <del></del>		
Ì				į		
1	diament Da	to direct byte	•	24		
MOV	direct,Rn	Move register	2	24		
		to direct byte	_			
MOV	direct, direct	Move direct	3	24		
1		byte to direct				
MOV	direct,@Ri	Move indirect	2	24		
		RAM to				
		direct byte				
MOV	direct, #data	-	3	24		
		immediate data	-	<del>-</del> '		
		to direct byte				
MOV	@Ri.A	Move	1	12		
14104	en,A		'	12		
1		Accumulator to				
L		indirect RAM				

All mnemonics copynghted SIntel Corporation 1980

Tabela 16b. (Tabela do Conjunto de Instruções da família MCS-51)

8051 Instruction Set Summary (Continued)

A	Anemonic	Description	Byte	Oscillator Period
DATA	TRANSFER (Con	tinued)		
MOV	@Ri,direct	Move direct	2	24
1		byte to		
		indirect RAM		
MOV	@Ri,#data	Move	2	12
		immediate		
		data to		
		indirect RAM		
MOV	DPTR,#data16		3	24
l		Pointer with a		
		16-bit constant		
MOVC	A.@A+DPTR	Move Code	1	24
		byte relative to		
<u>.</u>		DPTR to Acc		
MOVC	A,@A + PC	Move Code	1	24
		byte relative to		
		PC to Acc		•
MOVX	A,@Ri	Move	1	24
		External		
		RAM (8-bit		
	4 COUTO	addr) to Acc	4	24
MOVX	A,@DPTR	Move External	1	24
		RAM (16-bit		
		addr) to Acc		
MOVX	a Di A	Move Acc to	1	24
MOVX	eni,A	External RAM	1	24
		(8-bit addr)		
MOVY	@DPTR,A	Move Acc to	1	24
	05/ /////	External RAM	•	
		(16-bit addr)		
PUSH	direct	Push direct	2	24
	<b>G G</b>	byte onto		
		stack		
POP	direct	Pop direct	2	24
		byte from		
		stack		
XCH	A,Rn	Exchange	1	12
		register with		
		Accumulator		
XCH	A,direct	Exchange	2	12
		direct byte		
		with		
		Accumulator		
XCH	A,@Ri	Exchange	1	12
		indirect RAM		
		with		
		Accumulator		
XCHD	A,@Ri	Exchange low-	1	12
		order Digit		
		indirect RAM		
		with Acc		

All mnemonics copyrighted ©Intel Corporation 1980

Tabela 16c. (Tabela do Conjunto de Instruções da família MCS-51)

8051 Instruction Set Summary (Continued)

Mr	nemonic	Description	Byte	Oscillator Period	
PROG	PROGRAM BRANCHING (Continued)				
JMP	@A+DPTR	Jump indirect relative to the	1	24	
JZ	rel	DPTR Jump if Accumulator	2	24	
JNZ	rel	is Zero Jump if Accumulator is Not Zero	2	24	
CJNE	A.direct,rel	Compare direct byte to Acc and Jump if Not Equal	3	24	
CJNE	A, #data,rel		3	24	

N	Inemonic	Description	Byte	Oscillator Period
PROGRAM BRANCHING (Continued)				
CUNE	Rn, # data,rel	Compare immediate to register and Jump if Not	3	24
		Equal		
CJNE	@Ri, # data.rel	Compare immediate to indirect and Jump if Not Equal	3	24
DJNZ	Rn,rel	Decrement register and Jump if Not Zero	2	24
DJNZ	direct,rel	Decrement direct byte and Jump if Not Zero	3	24
NOP		No Operation	1	12

All mnemonics copyrighted ©Intel Corporation 1980

Tabela 16d. (Tabela do Conjunto de Instruções da família MCS-51)