
# Exercise E3: Current mirrors, noise and mismatch (30% weight)

**Last update: 22 Dec 2021: (text clarified)**

**Use LTSpice simulation file E3\_DC\_AC\_Noise.asc.****Keep your models simple and answer to-the-point: max 1 page/question a, b, ..!**

  
Figure 1: a) current mirror consisting of two equal voltage-controlled current sources (marked in the drawing) and a bias circuit consisting of M5 and a current source Ibias; b) The voltage controlled current source sub-circuit used in the mirror of a).

The current mirror in figure 1a consists of two equal voltage controlled current sources (like the one in figure 1b) and a bias circuit consisting of transistor M5 and the current source Ibias. By choosing the bias-circuit correctly, the mirror can give an output current Iout equal to the input current Iin over a very wide voltage range of Vout.

All transistors are modelled as follows ( you can neglect the body effect):

****

with

****

Note: depending on what you want to calculate and how accurate, it may be acceptable to put λ to zero.

E3_schematic  
Figure 2: current mirror consisting of two equal voltage-controlled current sources (marked in the drawing Assume that M1=M2=M3=M4 and W1/L1 = 50μm/0.5μm

Use the circuit in Figure 2 for the following three questions (you can assume that the NoiseLess1ohm is small enough to hardly affect circuit behaviour):

Note: The output current of a current mirror should not be sensitive to what happens at its output, e.g. a change in Vout. In practice, there will be a dependence e.g. because transistors enter the triode region instead of the saturation region. By design, one can try to maximise the output voltage range for which good current mirror operation occurs.

E3a) Find the value of W/L for transistor M5 for which the voltage range for V(out) is maximised. Assume the maximum value of the input current Iin,maximum=Ibias=650 μA. Neglect the influence of short-channel effects. Check the limit of the Vout range via DC simulation (DC-sweep of Vout and plot Iout/Iin) (15 points).

E3b) Draw a PMOS current mirror version of the mirror you designed with NMOS transistors and give all corresponding MOSFETs the same W/L as for the NMOS case (5 points). Repeat the simulation you did for the NMOS mirror, changing polarities in such a way that the PMOS mirror works intended normally. Plot a similar plot than for a) and comment on the differences that you may observe (or not) (15 points).

E3c) Show for the voltage-controlled current source of figure 1b that current Io is more sensitive to variations in voltage Vga than for variations in Vgb. Use a small signal transistor model with only transconductance and output resistance to show this. Then use the result to calculate the input impedance of the mirror in a very simple way. Verify the value by simulating the AC input impedance Vin/Iin (15 points)

Now we want to evaluate the noise of the output current of the mirror. As LTSPICE can only simulate voltage noise, a noiseless 1 ohm resistor was added as I-V converter (this is small enough to hardly affect DC biasing and current transfer).

We model the noise as an extra current source between drain and source, and assume that the "Noise Excess Factor" is equal to 2/3 for the MOST transistors (that means that the noise is equal to that given by a resistor of value 1/gm):

E3d) Re-using the small-signal circuit from b) with the noise sources added, show that the noise contribution of the cascode transistor Mb is insignificant compared to that of main current-defining transistor Ma (15 points)

E3e) Calculate the noise current density of the output current Iout, assuming that currents Iin and Ibias are noise-free, but mind that M1, M3 and M5 are still noisy (hint: you can use the conclusion of b) to simplify the analysis). Verify the result by noise simulation using file E3\_noise.asc. Which transistors contribute most to the noise? (15 points)

Finally, we will evaluate current copying accuracy due to the limited component matching of the transistors in the current mirror. Suppose that we can accept an error of 1% in the mirror currents due to transistor mismatch. Assume also that only transistors M1 and M2 contribute to the error. Use the following mismatch data for a transistor pair:

** **

and: AK /K= 2 % μm ; AVTH = 5 mV μm

f) Does the mirror designed above meet the 1% current mismatch criterion? Anyway explain how you would improve accuracy if a factor X improvement in current mismatch would be needed. Note: assume that “3sigma-design” is required to achieve sufficient yield in production. Motivate your answer quantitatively using equations (25 points).