

# FFT Processor Chip Info Page

This page contains a comprehensive table listing key attributes of Fast Fourier Transform (FFT) chips such as speed, power, and word size. It also contains links to all sorts of FFT processors such as: special purpose chips, board-level products, soft/synthesizable processors, and programmable DSP chips.

## FFT Chip Comparisons

This table lists key features of commercial and academic FFT processors. The only requirement is that they are able to compute a 1024-point complex transform.

Processor	Year	CMOS Tech ( $\mu\text{m}$ )	Datapath Width (bits)	Dataword Format (fixed pt., block float, float pt.)	Supply Voltage (V)	Execution Time ( $\mu\text{sec}$ /1024-pt xform)	Power (mW)	Clock (MHz)	Number of Chips M=DataMem C=CoeffMem	Area, 0.5 $\mu$ eff (mm <sup>2</sup> )	I/O pads (pins)	Energy Efficiency (FFTs per Energy) <i>See below</i>	Processor
DASP/PAC Honeywell [1]	1988	1.2 $\mu\text{m}$	16	block float	-	102 $\mu\text{sec}$	2000 + 2000 + 5*250	-	1+1+4M+C	-	269/180/-	1.7	DASP/PAC Honeywell
<a href="#">PDSP16510A</a> <a href="#">Zarlink</a> (Plessey,Mitel)	1989?	1.4 $\mu\text{m}$	16	block float	5.0	98 $\mu\text{sec}$	3000	40	1	22	84	3.6	PDSP16510A Plessey
<a href="#">PDSP16515A</a> <a href="#">Zarlink</a> (Plessey,Mitel)	-	-	18	block float	5.0	87 $\mu\text{sec}$	-	45	1	-	84	-	PDSP16515A Plessey
L64280 LSI [5]	1990	1.5 $\mu\text{m}$	20	float	5.0	26 $\mu\text{sec}$	20,000	40	10+10	233	-	2.9	L64280 LSI
Dassault Electronique [6]	1990	1.0 $\mu\text{m}$	12	block float	5.0	6.4 $\mu\text{sec}$	24,000?	40	6	255	299	3.4	Dassault Electronique
<a href="#">Y. Zhu</a> , Univ. of Calgary [7]	1993	1.2 $\mu\text{m}$	16	block float	5.0	155 $\mu\text{sec}$	-	33	1+1+2M+C	15+	132	-	Y. Zhu Univ. of Calgary
TM-66 <a href="#">Texas Mem Sys</a>	-	0.8 $\mu\text{m}$	32	float	5.0	65 $\mu\text{sec}$	7000+	50	1+1+M+	-	299/?	<3.4	TM-66 Texas Mem Sys
BDSP9124/9320 Butterfly DSP	-	0.8 $\mu\text{m}$	24	block float	-	54 $\mu\text{sec}$	-	60	1+1+2M+C+	-	262/68	-	BDSP9124/9320 Butterfly DSP
<a href="#">Cobra</a> , Colorado State [10]	1994	0.75 $\mu\text{m}$	23	-	5.0	9.5 $\mu\text{sec}$	7700	40	16+	1104+	391	<12.4	Cobra Colorado State

CNET E. Bidet [11]	1994	0.5 $\mu$ m	10	-	3.3	51 $\mu$ sec	300	20	1	100	-	13.6	CNET E. Bidet
<a href="#">Spiffiee 1</a> Stanford	1995	0.7 $\mu$ m, L <sub>poly</sub> = 0.6 $\mu$ m	20	fixed	3.3	30 $\mu$ sec	845	173	1	25	70	27.6	Spiffiee 1 Stanford
					1.1 **	330 $\mu$ sec	9.5	16				223	
<a href="#">Spiffiee</a> Low V <sub>t</sub> * Stanford		0.8 $\mu$ m, L <sub>poly</sub> = 0.26 $\mu$ m			0.4	93 $\mu$ sec	<9.7	57				>887	Spiffiee Low V <sub>t</sub> Stanford
<a href="#">Spiffiee</a> ULP * Stanford		0.5 $\mu$ m			0.4	61 $\mu$ sec	8	85				1025	Spiffiee ULP Stanford
<a href="#">DaSP/PaC/RaS</a> <a href="#">Array</a> <a href="#">Microsystems</a>	1996?	-	16	block float	5.0	131 $\mu$ sec	1750 + 2000 + 3*2000	40	1+1+3	-	144/144/144	-	DaSP/PaC/RaS Array Microsystems
SNC960A Sicom	1996	0.6 $\mu$ m	16	-	5.0	20 $\mu$ sec	2000- 3000	65	1	-	-	9.0	SNC960A Sicom
DSP-24, <a href="#">DSP</a> <a href="#">Architectures</a> [13]	1997	0.5 $\mu$ m	24	block float	3.3	21 $\mu$ sec	3500	100	1	217	308	8.7	DSP-24 DSP Architectures
<a href="#">M. Wosnitza</a> , ETH, Zurich [14]	1998	0.5 $\mu$ m	32	block float	3.3	80 $\mu$ sec	6000	66	1	167	180	2.4	M. Wosnitza ETH, Zurich
<a href="#">Radix RDA108</a>	-	-	<=19	-	3.3	12.2 $\mu$ sec	-	84	2	-	313	-	Radix RDA108
<a href="#">DoubleBW</a>	2000	0.35 $\mu$ m	24	float	3.3	10 $\mu$ sec	8000	128	1	429	530	5.6	DoubleBW
<a href="#">TM-44</a> <a href="#">Texas Mem Sys</a>	2001	0.13 $\mu$ m	32	float	-	8.04 $\mu$ sec (16.07/2)	8000	100	1	-	800+	3.9	TM-44 Texas Mem Sys
S. M. Currie Mayo FFT [15]	2002	0.25 $\mu$ m	16	fixed	2.5	< 11 $\mu$ sec	-	100	1?	400	196	-	Currie Mayo FFT
<a href="#">PowerFFT</a> <a href="#">Eonic BV</a>	2002	0.18 $\mu$ m	32	float	1.8	10 $\mu$ sec	1000	128	-	-	600	34.6	PowerFFT Eonic BV
J.-C. Kuo NTU [16]	2003	0.35 $\mu$ m	16	fixed	3.3	40 $\mu$ sec	810	80	1	31	-	8.1	Kuo NTU
Processor	Year	CMOS Tech  ( $\mu$ m)	Datapath Width  (bits)	Dataword Format  (fixed pt., block float, float pt.)	Supply Voltage  (V)	Execution Time  ( $\mu$ sec /1024- pt xform)	Power  (mW)	Clock  (MHz)	Number of Chips  M=DataMem C=CoeffMem	Area, 0.5 $\mu$ eff  (mm^2)	I/O pads  (pins)	Energy Efficiency  (FFTs per Energy) <i>See below</i>	Processor
Programmable DSP Processors													
<a href="#">C40</a>													C40

Texas Instruments	-	0.7μm	-	float	5.0	1298μsec	4500	60	-	-	-	-	Texas Instruments
SHARC ADSP-21061 Analog Devices	-	-	-	float	5.0	460μsec	4500	40	-	-	-	-	SHARC Analog Devices
DSP32C <a href="#">Lucent</a>	-	-	32	float	-	2110μsec	-	80	-	-	-	-	DSP32C Lucent
DSP16000 <a href="#">Lucent</a>	-	-	-	-	2.7	-	-	100	-	-	-	-	DSP16000 Lucent
<a href="#">NM6403</a> , Module	1998	0.5μm	32	fixed	3.3	439μsec	1300	50	1	-	256	1.7	NM6403 Module
<a href="#">HiPAR-DSP 4</a> , Universitat Hannover	1999	0.5μm	16	fixed	-	222μsec	5000	66	1	180	-	0.34	HiPAR-DSP 4 Universitat Hannover
<a href="#">Imagine</a> Stanford University	2002	0.15μm	-	-	2.0	20.6μsec	~9000	180	1?	2844	792	-	Imagine Stanford University
Synthesizable Processors													
<a href="#">Inventra</a> Mentor	1997	-	20	-	-	90μsec	-	-	-	27K gates	-	-	Inventra Mentor
<a href="#">Inventra</a> Mentor	1997	-	20	-	-	90μsec	-	-	-	27K gates	-	-	Inventra Mentor
Other Processors													
Cray 2 (1-cpu)	-	-	-	float	-	1000μsec	-	244	-	-	-	-	Cray 2 (1-cpu)
Cray Y-MP (1-cpu)	-	-	-	float	-	600μsec	-	159	-	-	-	-	Cray Y-MP (1-cpu)
Processor	Year	CMOS Tech  (μm)	Datapath Width  (bits)	Dataword Format  (fixed pt., block float, float pt.)	Supply Voltage  (V)	Execution Time  (1024-pt μsec/xform)	Power  (mW)	Clock  (MHz)	Number of Chips  M=DataMem C=CoeffMem	Area, 0.5μ eff  (mm^2)	I/O pads  (pins)	Energy Efficiency  (FFTs per Energy) <i>See below</i>	Processor

$$FFTs \text{ per Energy} = Tech * (2/3 (DPath/20) + 1/3 (DPath/20)^2) / Power / Exec Time / 10^{-6}$$

The function shown above, *FFTs per Energy*, gives an adjusted number of 1024-point complex FFTs that can be calculated for a fixed amount of energy, and attempts to factor out *Technology* and the datapath word width, *DPath*. It makes use of the observation that about  $1/3$  of the energy consumption of the 20-bit Spiffie processor scales as  $DPath^2$  (e.g., multipliers) and about  $2/3$  of the circuits scale in complexity linearly with *DPath*. The constant  $10^{-6}$  is added to put the result into a more convenient range.

\* Low  $V_t$  Spiffie processors

The full *Spiffie Low  $V_t$*  version has not yet been fabricated, although portions of it have been. Numbers shown are from extrapolated measurements, and will be better than

shown because the power number includes additional circuits that the baseline Spiff1 chip does not. The *Spiff1 ULP* numbers are from simulations.

\*\* For this case, an nwell bias was set to -0.5v. The current drawn was approximately 10 $\mu$ A.

[1] S. Magar, *et. al.*, ICASSP88. Assume memory power = 250mW per chip.

[5] P. Ruetz, *et. al.*, ICPR90.

[6] Private communication with designer.

[7] Private communication with designer.

[10] G. Sunada, *et. al.*, ICCD '94.

[11] E. Bidet, C. Joanblanq, and P. Senn, CICC '94

[13] Simulated results. Private communication with designer.

[14] M. Wosnitza, "A High Precision 1024-point FFT Processor for 2D Convolution", ISSCC '98.

[15] S. M. Currie, B. K. Gilbert, B. A. Randall, P. R. Schumacher, E. E. Swartzlander, "Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast Fourier Transform in 0.25  $\mu$ m Bulk CMOS", ASAP, 2002.

[16] J.-C. Kuo, C.-H. Wen, and A.-Y. Wu, "Implementation of a Programmable 64~2048-point FFT/IFFT Processor for OFDM-Based Communication Systems," ISCAS, 2003.