


CS151B/EE116C – Solutions to Homework #2

Problem (1) B.24

If there is no overflow, the circuitry shown in Figure C.B.10 is sufficient – the “Set” output from bit 31 (the sign bit) can be used as the “Less” input for bit 0. However, if there is an overflow, the inverse of the sign bit must be used as the “Less” input for bit 0. Both cases are handled correctly by the following circuitry (replacing the bottom part – bit 31 – of Figure B.5.10):



Problem (2) B.26

$$c4 = G_{3,0} + (P_{3,0} \cdot c0)$$

$$c8 = G_{7,4} + (P_{7,4} \cdot G_{3,0}) + (P_{7,4} \cdot P_{3,0} \cdot c0)$$

$$c12 = G_{11,8} + (P_{11,8} \cdot G_{7,4}) + (P_{11,8} \cdot P_{7,4} \cdot G_{3,0}) + (P_{11,8} \cdot P_{7,4} \cdot P_{3,0} \cdot c0)$$

$$c16 = G_{15,12} + (P_{15,12} \cdot G_{11,8}) + (P_{15,12} \cdot P_{11,8} \cdot G_{7,4}) + (P_{15,12} \cdot P_{11,8} \cdot P_{7,4} \cdot G_{3,0}) + (P_{15,12} \cdot P_{11,8} \cdot P_{7,4} \cdot P_{3,0} \cdot c0)$$

Problem (3) B. 27

$$c16 = G_{15,0} + (P_{15,0} \cdot c0)$$

$$c32 = G_{31,16} + (P_{31,16} \cdot G_{15,0}) + (P_{31,16} \cdot P_{15,0} \cdot c0)$$

$$c48 = G_{47,32} + (P_{47,32} \cdot G_{31,16}) + (P_{47,32} \cdot P_{31,16} \cdot G_{15,0}) + (P_{47,32} \cdot P_{31,16} \cdot P_{15,0} \cdot c0)$$

$$c64 = G_{63,48} + (P_{63,48} \cdot G_{47,32}) + (P_{63,48} \cdot P_{47,32} \cdot G_{31,16}) + (P_{63,48} \cdot P_{47,32} \cdot P_{31,16} \cdot G_{15,0}) + (P_{63,48} \cdot P_{47,32} \cdot P_{31,16} \cdot P_{15,0} \cdot c0)$$

Problem (4) B. 30

Answer A:

Assumption: any gate delay = T, regardless of the number of inputs

1-bit full adder: CarryOut = 2T, Sum = 2T (Both of them are sum of products)

a. 64bit ripple carry adder: $c_{64}=128T$, $Sum_{63}=128T$ since $64 \times 2T = 128T$

b. 64bit ripple carry of 4bit carry-lookahead adder: $c_{64} = 35T$, $Sum_{63}=37T$

The delay of carry-lookahead unit: $c_1 \sim c_4 = 2T$, $G=2T$, $P=1T$

Thus, the delay of CLA4bit adders:

CLA4bit_{3,0}: $p_i, g_i = 1T$, carry-lookahead unit(CLU) = 2T, $c_0 = 0T \rightarrow c_1 \sim c_4 = 3T$, $Sum_{3,0} = 5T$

CLA4bit_{7,4}: $p_i, g_i = 1T$, CLU = 2T, $c_4 = 3T \rightarrow c_5 \sim c_8 = 5T$, $Sum_{7,4} = 7T$

CLA4bit_{11,8}: $p_i, g_i = 1T$, CLU = 2T, $c_8 = 5T \rightarrow c_9 \sim c_{12} = 7T$, $Sum_{11,8} = 9T$

CLA4bit_{15,12}: $p_i, g_i = 1T$, CLU = 2T, $c_{12} = 7T \rightarrow c_{13} \sim c_{15} = 9T$, $Sum_{15,12} = 11T$

...

CLA4bit_{63,60}: $p_i, g_i = 1T$, CLU = 2T, $c_{60} = 33T \rightarrow c_{61} \sim c_{64} = 35T$, $Sum_{63,60} = 37T$

c. 64bit ripple carry of 16bit hierarchical carry-lookahead adder: $c_{64} = 11T$, $Sum=15T$

Unlike normal CLA4bit adder, each CLA4bit adder does not have the carry-out since these carry-out signals are generated in the CLU-2lev unit.

HCLA16bit_{15,0}: CLU-2lev generates c_4, c_8, c_{12}, c_{16} at 5T since $c_0=0T$

CLA4bit_{3,0}: $p_i, g_i = 1T$, CLU = 2T, $c_0=0T \rightarrow c_1 \sim c_3=3T$, $Sum_{3,0} = 5T$

CLA4bit_{7,4}: $p_i, g_i = 1T$, CLU = 2T, $c_4 = 5T \rightarrow c_5 \sim c_7=7T$, $Sum_{7,4} = 9T$

CLA4bit_{11,8}: $p_i, g_i = 1T$, CLU = 2T, $c_8 = 5T \rightarrow c_9 \sim c_{11}=7T$, $Sum_{11,8} = 9T$

CLA4bit_{15,12}: $p_i, g_i = 1T$, CLU = 2T, $c_{12} = 5T \rightarrow c_{13} \sim c_{15}=7T$, $Sum_{15,12} = 9T$

HCLA16bit_{31,16}: CLU-2lev generates $c_{20}, c_{24}, c_{28}, c_{32}$ at 7T since $c_{16}=5T$

CLA4bit_{19,16}: $p_i, g_i = 1T$, CLU = 2T, $c_{16}=5T \rightarrow c_{17} \sim c_{19}=7T$, $Sum_{19,16} = 9T$

CLA4bit_{23,20}: $p_i, g_i = 1T$, CLU = 2T, $c_{20} = 7T \rightarrow c_{21} \sim c_{23}=9T$, $Sum_{23,20} = 11T$

CLA4bit_{27,24}: $p_i, g_i = 1T$, CLU = 2T, $c_{24} = 7T \rightarrow c_{25} \sim c_{27}=9T$, $Sum_{27,24} = 11T$

CLA4bit_{31,28}: $p_i, g_i = 1T$, CLU = 2T, $c_{28} = 7T \rightarrow c_{29} \sim c_{31}=9T$, $Sum_{31,28} = 11T$

HCLA16bit_{47,32}: CLU-2lev generates $c_{36}, c_{40}, c_{44}, c_{48}$ at 9T since $c_{32}=7T$

...

HCLA16bit_{63,48}: CLU-2lev generates $c_{52}, c_{56}, c_{60}, c_{64}$ at 11T since $c_{48}=9T$

CLA4bit_{51,48}: $p_i, g_i = 1T$, CLU = 2T, $c_{48} = 9T \rightarrow c_{49} \sim c_{51}=11T$, $Sum_{51,48} = 13T$

CLA4bit_{55,52}: $p_i, g_i = 1T$, CLU = 2T, $c_{52} = 11T \rightarrow c_{53} \sim c_{55}=13T$, $Sum_{55,52} = 15T$

CLA4bit_{59,56}: $p_i, g_i = 1T$, CLU = 2T, $c_{56} = 11T \rightarrow c_{57} \sim c_{59}=13T$, $Sum_{59,56} = 15T$

CLA4bit_{63,60}: $p_i, g_i = 1T$, CLU = 2T, $c_{60} = 11T \rightarrow c_{61} \sim c_{63}=13T$, $Sum_{63,60} = 15T$

d. 64bit three-level carry-lookahead adder: $c_{64}=7T$, $Sum=13T$

Unlike normal HCLA16bit adder, each HCLA16bit adder does not have the carry-out since these carry-out signals are generated in the CLU-3lev unit.

CLU-3lev generates c16, c32, c48, c64 at 7T since c0=0T

HCLA16bit_{15,0}: CLU-2lev generates c4, c8, c12 at 5T since c0=0T

HCLA16bit_{31,16}: CLU-2lev generates c20, c24, c28 at 9T since c16=7T

HCLA16bit_{47,32}: CLU-2lev generates c36, c40, c44 at 9T since c32=7T

HCLA16bit_{63,48}: CLU-2lev generates c52, c56, c60 at 9T since c48=7T

CLA4bit_{51,48}: pi, gi = 1T, CLU= 2T, c48 = 7T → c49~c51=9T, Sum_{51,48} = 11T

CLA4bit_{55,52}: pi, gi = 1T, CLU= 2T, c52 = 9T → c52~c55=11T, Sum_{55,52} = 13T


CLA4bit_{59,56}: pi, gi = 1T, CLU= 2T, c56 = 9T → c56~c59=11T, Sum_{59,56} = 13T

CLA4bit_{63,60}: pi, gi = 1T, CLU= 2T, c60 = 9T → c60~c63=11T, Sum_{63,60} = 13T

Answer B:

Assumption: a delay of gate is proportion to the number of inputs

1bit full adder: CarryOut = 2T+3T = 5T, Sum=3T (a xor b xor c)



a. 64bit ripple carry adder: c64=320T (5T×64), Sum₆₃= 318T (c63+3T)

b. 64bit ripple carry of 4bit carry-lookahead adder: c64 = 76T, Sum₆₃=79T

Carry-lookahead unit implementation is based on “carry-lookahead.pdf” in the courseweb.

Thus, each CLA4bit adders’ delays follow:

CLA4bit_{3,0}: pi, gi = 2T, c0 = 0T → c1=4T, c2=8T, c3=10T, c4=12T, Sum_{3,0} = 13T (c3+3T)

CLA4bit_{7,4}: pi, gi = 2T, c4=12T → c5=16T, c6=16T, c7=16T, c8=16T, Sum_{7,4} = 19T (c7+3T)

CLA4bit_{11,8}: pi, gi = 2T, c8 = 16T → c9=20T, c10=20T, c11=20T, c12=20T, Sum_{11,8} = 23T (c20+3T)

CLA4bit_{15,12}: pi, gi = 2T, c12 = 20T → c13=24T, c14=24T, c15=24T, c16=24T, Sum_{15,12} = 27T (c15+3T)

...

CLA4bit_{63,60}: pi, gi = 2T, c60 = 72T → c61=76T, c62=76T, c63=76T, c64= 76T, Sum_{15,12} = 79T

c. 64bit ripple carry of 16bit hierarchical carry-lookahead adder: c64 = 32T, Sum=39T

HCLA16bit_{15,0}: CLU-2lev generates c4=12T, c8=16T, c12=18T, c16=20T, Sum_{15,0}=25T (c12+7T)

HCLA16bit_{31,16}: CLU-2lev generates c20=24T, c24=24T, c28=24T, c32=24T, Sum_{31,16}=31T (c28+7T)

HCLA16bit_{47,32}: CLU-2lev generates c36=28T, c40=28T, c44=28T, c48=28T, Sum_{47,32}=35T (c44+7T)

HCLA16bit_{63,48}: CLU-2lev generates c52=32T, c56=32T, c60=32T, c64=32T, Sum_{63,48}=39T (c60+7T)

d. 64bit three-level carry-lookahead adder: c64=28T, Sum=37T

CLU-3lev generates c16=20T, c32=24T, c48=26T, c64=28T at 7T since c0=0T, Gi=18T, and Pi=10T

HCLA16bit_{15,0}: CLU-2lev generates c4=12T, c8=16T, c12=18T, Sum_{15,0}=25T (c12+7T)

HCLA16bit_{31,16}: CLU-2lev generates c20=24T, c24=24T, c28=24T, Sum_{31,16}=31T (c28+7T)

HCLA16bit_{47,32}: CLU-2lev generates c36=28T, c40=28T, c44=28T, Sum_{47,32}=35T (c44+7T)

HCLA16bit_{63,48}: CLU-2lev generates c52=30T, c56=30T, c60=30T, Sum_{63,48}=37T (c60+7T)