
per cat: solid zero-fit, dashed λ = 3
data range ends
cat bit flip per 2.8-us cycle (gate + idle)
10^{-2}
10^{-3}
10^{-4}
10^{-5}
10^{-6}
10^{-7}
10^{-8}
2
4
6
8
10
12
14
16
$|\alpha|^2$
S1 (zero-fit)
S2 (zero-fit)
S3 (zero-fit)
S4 (zero-fit)
S5 (zero-fit)
$\frac{1}{2}e^{-2\bar{n}}$ (architecture assumption)
noise bias per cat (idle continued beyond 4)
bias Γ_Z/Γ_X
10^{3}
10^{2}
10^{1}
S1
S2
S3
S4
S5
logical bit-flip floor (solid zero-fit, dashed λ = 3)
logical bit flip per cycle ϵ_L
10^{-2}
10^{-3}
d3_S1-S3
d3_S3-S5
d5_S1-S5