
d3_S1-S3, ancilla g+f
d3_S3-S5, ancilla g+f
d5_S1-S5, ancilla g+f
d3_S1-S3, ancilla g
d3_S3-S5, ancilla g
d5_S1-S5, ancilla g
logical bit-flip error per cycle ε_L
$|\alpha|^2$
AWS phenomenological model
AWS recipe from Fig. 16 (Pauli)
idle part (static, data-derived)
model gates (zero-fit) + idle band
model gates only (zero-fit)
model gates (lam3) + idle band
model gates only (lam3)
model gates only (T50)
data (raw shots, Zenodo; fit)
data, ancilla in g (Fig. 31)