Overview of ipbus\_ctrl

IPbus version 2.0v1 Draft 1 (27 November 2013)

David Sankey

1 Background 1

2 Overview of functionality 1

3 Clocks 1

4 Generics 2

5 Ports 3

5.1 Ports in **mac\_clk** domain 3

5.2 Ports in **ipb\_clk** domain 3

6 RARP mode 3

7 Notes 4

7.1 Configuration space 4

7.2 Minimising block RAM usage 4

# ­­­Background

The minimum implementation of an IPbus endpoint in firmware consists of a top level design with some four entities, namely a source of clocks (and synchronous resets), a wrapper for the desired Ethernet MAC, the ipbus\_ctrl entity and an entity containing the desired slaves. A number of example designs for a selection of (to date) Xilinx development boards are given in <https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/example_designs>, with an associated [readme.txt](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/example_designs/readme.txt).

An overview of the implementation of the slaves is given in <https://svnweb.cern.ch/trac/cactus/browser/trunk/doc/IPbus_firmware_notes.pdf>, along with the [slaves.vhd](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/example_designs/hdl/slaves.vhd) used in the above example designs.

This document provides an overview of the options available with the [ipbus\_ctrl](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_ctrl.vhd) entity.

# Overview of functionality

The ipbus\_ctrl entity implements an UDP/IP v4 transport layer over 1Gbit Ethernet for an IPbus endpoint along with simple arbitration between this network access and other ‘out of band’ (OOB) access to the endpoint. It supports ARP and ping for ease of commissioning and RARP for IP address resolution, along with a variety of configuration methods. These are either specified by generics, ports on the entity or using an internal configuration space.

# Clocks

The transport layer within ipbus\_ctrl entity runs in the Ethernet MAC clock domain, mac\_clk, namely 125MHz, with synchronous reset signal (active high), rst\_macclk. The IPbus logic runs in the IPbus clock domain, ipb\_clk, typically around 30MHz, with its synchronous reset (again active high) rst\_ipb. There is no fixed frequency or phase relationship between these two clocks, the only requirement being that ipb\_clk is slower.

# Generics

Figure 1 is a symbolic overview of the ipbus\_ctrl interface, showing the ports and generics.

MAC\_CFG and IP\_CFG determine whether the MAC address and IP address (*pace* RARP mode) are taken from the mac\_address and ip\_addr ports (respective generic set to EXTERNAL, the default) or the internal configuration space (INTERNAL). For a description of the configuration space see the notes section below.



Figure 1 Symbolic view of ipbus\_ctrl interface

BUFWIDTH determines the number of simultaneous packets in flight supported by the interface, specifically the number of bits in the dual-port RAM address field to select the packet, so number of packets is 2 to the power of this number. The default value is currently 4, giving 16 packets in flight.

INTERNALWIDTH is similarly the number of bits in the address field for ‘other’ packets (ARP, ping, status *etc*.). The default value is the minimum, namely 1 (2 packets).

ADDRWIDTH is number of address bits within each packet, the size of the packet in bytes given by 2 to the power of this number. Default is 11, giving a 2kbyte packet, *i.e.* standard Ethernet packets. The maximum is 13 for 8kbyte packets, slightly smaller than the default for jumbo frames (along with suitable configuration of MAC and switches to support jumbo frames).

The total size in bytes of each of the two dual-port RAMs between the transport layer and the endpoint is given by 2 to the power of (BUFWIDTH+ADDRWIDTH) and that of the internal dual-port RAM by 2 to the power of (BUFWIDTH+INTERNALWIDTH), all these RAMs being instantiated by inference (see the notes section below if trying to reduce this to the minimum).

IPBUSPORT is the UDP port number for this IPbus endpoint, default being x”C351”, 50001.

SECONDARYPORT flags whether this IPbus endpoint responds only to traffic to the above UDP port, so as to coexist with another object sharing the Ethernet MAC. Default is ‘0’, where the endpoint responds to ARP and ping (and in RARP mode, issues RARP requests).

N\_OOB is the number of out of bound interfaces to this IPbus endpoint (SPI *etc*.), default none.

# Ports

## Ports in mac\_clk domain

mac\_rx\_data, mac\_rx\_valid, mac\_rx\_last, mac\_rx\_error and mac\_tx\_ready on input along with mac\_tx\_data, mac\_tx\_last and mac\_tx\_error (never asserted) on output, handle the traffic from and to the Ethernet MAC, satisfying the behaviour corresponding to the Xilinx AXI4\_Stream user interface as described in Chapter 7 of the [Xilinx UG777 Tri-Mode Ethernet MAC User Guide](http://www.xilinx.com/support/documentation/ip_documentation/ug777_tri_mode_eth_mac.pdf), as is implemented in Xilinx Spartan 6 and Virtex 6 on. In principle this will work for all speeds supported by this MAC, although all the example designs only implement 1Gbit Ethernet.

With a suitable shim to manipulate the signals, as in [eth\_v5\_gmii.vhd](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/ethernet/hdl/eth_v5_gmii.vhd), the interface will also cope with the previous Xilinx V5 TEMAC interface ([Xilinx UG194](http://www.xilinx.com/support/documentation/user_guides/ug194.pdf)). Porting to the Altera interfaces should not be insurmountable.

Finally mac\_address and ip\_addr are assumed stable and are accessed without buffering in the mac\_clk domain.

## Ports in ipb\_clk domain

Input ports enable and RARP\_select enable the UDP interface and RARP mode respectively when set to ‘1’ (another means of achieving this is through the configuration space described below.. When enable is set to ‘0’ all incoming Ethernet packets are ignored, but out of band access is still enabled.

Input port ipb\_in and output ipb\_out are the bus signals from and to the slaves, format defined in [ipbus\_package.vhd](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_package.vhd).

pkt\_rx and pkt\_tx, and their stretched versions, pkt\_rx\_led and pkt\_tx\_led, indicate an IPbus packet starting to be decoded by the endpoint and it being finished, *i.e.* state transitions at the IPbus level, not any network level.

oob\_in and oob\_out are the bus signals from and to the out of band interfaces, format defined in [ipbus\_trans\_decl.vhd](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd).

Finally input port ipb\_grant and ipb\_req allow the possibility of arbitration between multiple bus masters as an alternative to the out of band interface. In standard use this is not enabled and ipb\_grant defaults to ‘1’.

# RARP mode

Each Ethernet MAC should have a globally unique address associated with it and in general it will be this MAC address that is used. There then remains the need for programmatically assigning the IP address in anything other than the smallest systems.

Within xTCA there is the possibility of assigning the IP address over IPMI, for example through the configuration space, but there remains the need for a network-based method of IP address assignment.

Modern systems tend to use DHCP for this purpose, but this is quite taxing on an FPGA. Instead IPbus uses the older, simpler, [RFC903](http://tools.ietf.org/html/rfc903) Reverse ARP mechanism.

Here the IPbus endpoint issues RARP requests until such time as a RARP daemon responds. The initial request is issued within 1s of the UDP interface being enabled (enable going high), actual time determined by the bottom two bits of the MAC address, with subsequent requests in the absence of a response issued at random intervals of up to 8s.

Note that until such time as a valid RARP response is received the endpoint will ignore all other network traffic. Out of band access is still enabled.

# Notes

## Configuration space

At present the configuration space is defined as std\_logic\_vector(127 downto 0).

The MAC address is stored in bits 79 down to 32, IP address in bits 127 down to 96, enable as bit 80, RARP enable as bit 81. Enable and RARP mode are enabled by an or of this signals and the ports defined above.

## Minimising block RAM usage

As stated above, the block RAMs are inferred as dual-port block RAM. The RAM between the Ethernet domain and the IPbus logic have asymmetric port widths, 8 bit on the Ethernet side and 32 bit on the IPbus side. Precision Synthesis correctly infers asymmetric port widths from the HDL, whereas Xilinx XST only infers symmetric port widths.

In general this is not an issue, except for the RAM on the rx side, [udp\_dualportram\_rx.vhd](https://svnweb.cern.ch/trac/cactus/browser/tags/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd), where XST instantiates this as a minimum of 4 block RAMs, even where the RAM would fit in a single block. Hence for the smallest RAM footprint when using XST for synthesis when this dual-port RAM would fit in less than 4 actual block RAMs this module should be replaced by a suitable IP core.