

Sistemas Digitais Neander em VHDL

Gustavo Madeira Santana Henrique Mendes de Moura

Finite State Machine




Contador de 0 a 36 de 6 em 6 usando adição



Soma de Matrizes

Carrega o valor das matrizes dos endereços 128 ao 135 Salva resultado nos endereços 136, 137, 138 e 139



6*2³ usando multiplicação e comparador

Name	Value	0.0	00110 ms	0.00115 ms	0.00120 ms	0.00125 ms	0.00130 ms	0.00135 ms	0.00140 ms	0.00145 ms	0.00150 ms	0.00155 ms	0.00160 ms	0.00165 ms
Ų _d cik	0													
Ų _d rst	0													
¼ halt	0													
accumulator[7:0]	6	ф	\sim	6	\longrightarrow X	12		X	24	$\overline{}$	48	\longrightarrow		0
▶ ■ pc[7:0]	4		2	3 (4	X 5	χ 6	X	7 X	8 (9 (10	X	11
🖟 s_current	s_control_0				X:::X:::X:::X:::X::									. x_halt
🖟 s_next	s_control_0_cycle				XXXXX									s_halt
												and the state of the state of		****

Dados de área e frequência

$F_{MAX} = 191.531 Mhz$

Device Utilization Summary							
Logic Utilization	Used	Available	Utilization				
Total Number Slice Registers	55	1,920	2%				
Number used as Flip Flops	31						
Number used as Latches	24						
Number of 4 input LUTs	109	1,920	5%				
Number of occupied Slices	74	960	7%				
Number of Slices containing only related logic	74	74	100%				
Number of Slices containing unrelated logic	0	74	0%				
Total Number of 4 input LUTs	109	1,920	5%				
Number of bonded <u>IOBs</u>	11	83	13%				
IOB Flip Flops	8						
Number of RAMB16s	1	4	25%				
Number of BUFGMUXs	1	24	4%				
Number of MULT 18X 18SIOs	1	4	25%				
Average Fanout of Non-Clock Nets	2.95						

Resultado das simulações

Programa	Nº de Instruções	Ciclos de Relógio	Segundos (50 MHz)
Contador	10	90	1.80us
Soma de Matrizes	17	141	2.82us
6*2 ³	6	83	1.65us

Perguntas