

---

## Hardware Design Checklist

---

### 1.0 INTRODUCTION

This document provides a hardware design checklist for the Microchip USB2517. These checklist items should be followed when utilizing the USB2517 in a new design. A summary of these items is provided in [Section 9.0, "Hardware Checklist Summary," on page 18](#). Detailed information on these subjects can be found in the corresponding section:

- [General Considerations on page 1](#)
- [Power on page 1](#)
- [USB Signals on page 2](#)
- [USB Connectors on page 5](#)
- [Clock Circuit on page 9](#)
- [Power and Startup on page 10](#)
- [Configuration options on page 12](#)
- [Hardware Checklist Summary on page 18](#)

### 2.0 GENERAL CONSIDERATIONS

#### 2.1 Required References

The USB2517 implementor should have the following documents on hand:

- *USB2517 2-Port USB 2.0 Hi-Speed Hub Controller Data Sheet*
- USB2.0 Specification
- B1.2 Specification

#### 2.2 Pin Check

- Check the pinout of the part against the datasheet. Ensure all pins match the datasheet and are configured as inputs, outputs, or bidirectional for error checking.

#### 2.3 Ground

- The ground pins, **GND**, should be connected to the solid ground plane on the board.
- It is recommended that all ground connections be tied together to the same ground plane. Separate ground planes are not recommended.

#### 2.4 USB-IF Compliant USB Connectors

- USB-IF certified USB connectors with a valid Test ID (TID) are required for all USB products to be compliant and pass USB-IF product certification.

### 3.0 POWER


- The analog supplies (**VDDA33**) are located on pins 5, 10, 52, and 57. These pins all require a connection to a regulated 3.3V power plane. It is recommended to connect a 0.1  $\mu\text{F}$  capacitor close to each **VDDA33** pin, along with a 1.0  $\mu\text{F}$  bulk capacitance which is shared across all **VDDA33** pins. The capacitor size should be SMD\_0603 or smaller.
- The **VDD33CR** pins 24 supplies power to the core and it is recommended to include 1.0  $\mu\text{F}$  and 0.1  $\mu\text{F}$  capacitors placed close to this pin. The capacitor size should be SMD\_0603 or smaller.
- The **VDD33** pin 46 supplies voltage to the digital I/O blocks. The design should include a 0.1  $\mu\text{F}$  capacitor to placed close to the pin. The capacitor size should be SMD\_0603 or smaller.

# USB2517

- Pin 25 (**VDD18**) is a core regulator output and should connect to an external filter capacitor. A 1.0  $\mu\text{F}$  capacitor is recommended. Do not power external circuitry from this regulator output.
- Pin 23 (**VDD18PLL**) is a PLL regulator output and should connect to an external filter capacitor. A 1.0  $\mu\text{F}$  capacitor is recommended. Do not power external circuitry from this regulator output.

The power and ground connections are shown in [Figure 3-1](#).

**FIGURE 3-1: POWER AND GROUND CONNECTIONS**



## 4.0 USB SIGNALS


### 4.1 USB PHY Interface

- **USBUP\_DP** (pin 59): This pin is the positive (+) signal of the upstream USB2.0 differential pair. All necessary USB terminations and resistors are included internal the IC. This pin can connect directly to the D+/DP pin of a USB Connector.
- **USBUP\_DM** (pin 58): This pin is the negative (–) signal of the upstream USB2.0 differential pair. All necessary USB terminations and resistors are included internal the IC. This pin can connect directly to the D–/DM pin of a USB Connector.
- **USBDN[7:1]\_DP** (pins 2/4/7/9/12/54/56): This pin is the positive (+) signal of the downstream ports 1 to 7 USB2.0 differential pair. All necessary USB terminations and resistors are included internal the IC. This pin can connect directly to the D+/DP pin of a USB Connector.
- **USBDN[7:1]\_DM** (pins 1/3/6/8/11/53/55): This pin is the negative (–) signal of the downstream ports 1 to 7 USB2.0 differential pair. All necessary USB terminations and resistors are included internal the IC. This pin can connect directly to the D–/DM pin of a USB Connector.

**Note:** The polarity of any of the USB2.0 differential pairs may be inverted either intentionally due to design constraints or to correct a design error using the Microchip PortSwap feature. This feature may be configured via SMBus/I<sup>2</sup>C configuration registers.

For transmit and receive channel connections details, refer to [Figure 4-1](#).

**FIGURE 4-1: USB DATA SIGNAL CONNECTIONS**



**Note:** Downstream ports 1 through 7 have identical schematic implementation requirements. Only ports 1 and 7 are shown to simplify the figure.

## 4.1.1 DISABLE DOWNSTREAM PORTS IF UNUSED

If any downstream port of the USB2517 is unused, it should be disabled. This can be achieved through hub configuration (I2C) or through a port disable strap option.

## 4.2 USB Protection

The use of external protection circuitry may be required to provide additional ESD protection beyond what is included in the hub IC. These are generally grouped into three categories.

1. TVS protection diodes
  - ESD protection for IEC-61000-4-2 system level tests
2. Application targeted protection ICs or galvanic isolation devices
  - DC overvoltage protection for short to battery protection
3. Common-mode chokes
  - For EMI reduction

# USB2517

---

The USB2517 can be used in conjunction with these types of devices. However, it is important to understand the possible negative effect of these devices on USB signal integrity, select components accordingly, and follow the implementation guidelines from the manufacturer of these devices. You may also use the following general guidelines for implementing these devices:

- Select only devices that are designed specifically for high-speed applications. Based on the USB specification, a total of 5 pF is budgeted for connector, PCB traces, and protection circuitry.
- These devices should be placed as close to the USB connector as possible.
- Never branch the USB signals to reach protection devices. Always place the protection devices directly on top of the USB differential traces.
- The effectiveness of TVS devices depends heavily on effective grounding. Always ensure a very low impedance path to a large ground plane.
- Place TVS diodes on the same layer as the USB signal trace. Avoid vias or place vias behind the TVS device if possible.


<p><b>Note:</b> Microchip PHYBoost configuration options are available for compensating the negative effects of these devices. This feature may help to overcome marginal failures. It is simplest to determine the appropriate setting using laboratory experiments, such as USB eye diagram tests, on physical hardware.</p>
--

## 5.0 USB CONNECTORS

### 5.1 Upstream Port VBUS and VBUS\_DET

- The upstream port VBUS line must have no more than 10  $\mu\text{F}$  of total capacitance connected.
- The **VBUS\_DET** pin is used by the USB2517 to detect the presence of a USB host. The USB host can also toggle the state of VBUS at any time to force a soft Reset and reconnection of the USB2517.
- It is permissible to tie **VBUS\_DET** directly to 3.3V. However, this is not recommended because the ability to force a Reset of the hub from the USB host VBUS toggling is lost.
- The recommended implementation is shown in [Figure 5-1](#). Note that the precise resistor values are not critical and alternate values may be selected as long as:
  - The impedance from the **VBUS** pin of the USB connector to the **VBUS\_DET** pin is sufficiently high-impedance to minimize pin leakage when **VBUS** is present before the Hub IC is powered on.
  - A sufficient voltage level is present on the **VBUS\_DET** for the full range of VBUS (4.5V to 5.5V).

**FIGURE 5-1: RECOMMENDED UPSTREAM PORT VBUS AND VBUS\_DET CONNECTIONS**



### 5.2 Downstream Port VBUS and PRTPWRx/OCSx\_N

#### 5.2.1 PRTPWRX

The **PRTPWRx** pin is an output pin which has the following states:

1. **PORT OFF:** **PRTPWRx** drives low. The **PRTPWRx** pin will only transition to the PORT ON state through a specific command from the USB host.
2. **PORT ON:** **PRTPWRx** drives low. The **PRTPWRx** pin will only transition to the PORT OFF state if:
  - An overcurrent event is sense on **OCSx\_N** pin.
  - A command from the USB host is received which instructs the hub to disable power.
  - The hub is Reset or experiences a POR event.
  - To ensure minimal BOM cost and simplicity, select a port power controller device with a 3.3V logic level, active-high input. If a device which operates from a 5V logic level is selected, the **PRTPWRx** signal may need to be boosted using external logic. If a port power controller with active low input is selected, the **PRTPWRx** signal needs to be inverted using external logic.

#### 5.2.2 OCSX\_N


- The **OCSx\_N** pin is an input buffer which monitors for overcurrent events. The pin includes an internal pull-up resistor to the 3.3V domain, so an external pull-up resistor is not required. The pin state is ignored when the port is in the PORT OFF state. When the port is in the PORT ON state, an overcurrent event is detected if the state of the pin is detected as low (below the  $V_{IL}$  voltage). When an overcurrent event is detected, the port automatically moves to the PORT OFF state until the USB host can be notified of the overcurrent event.
- To ensure minimal BOM cost and simplicity, select a port power controller device with an active-low, open-drain

# USB2517

Fault indicator output. If a port power controller with active-high Fault indicator output is selected, the OCSx\_N signal needs to be inverted using external logic.

A typical VBUS port power control implementation is shown in [Figure 5-2](#).

**FIGURE 5-2: DOWNSTREAM VBUS AND PRTCTL1 CONNECTIONS**




**Note:** The implementation shown in [Figure 5-2](#) assumes that the port power controller has an active-high enable input and an active-low, open-drain style Fault indicator. External polarity inversion through buffers or FETs may be required if the port power controller has different I/O characteristics.

## 5.3 Downstream Port Type-C Support

- The USB2517 may be used with Type-C as the downstream port. This requires a Type-C port controller or combined port power controller and Type-C port controller. The USB2517 simply controls the Type-C port controller in the same way that it would control a standard Type-A port power controller. It does not require any kind of Type-C port status information from the Type-C port controller. The PRTPWrx signal should be connected to an enable pin on the Type-C controller, and the OCSx\_N signal should connect to the Fault indicator output of the port power controller.
- If the Type-C controller and the port power controller are separate devices, the Type-C controller must control the enable pin of the port power controller. The PRTPWrx should not directly control the VBUS enable signal of the port power controller.
- A Type-C controller may be configured to signal a 500 mA, 1.5A, or 3.0A port power capability. The selected port power controller should be sized accordingly.

A typical implementation is shown in [Figure 5-3](#).

**FIGURE 5-3: DOWNSTREAM VBUS AND PRTCTL1 CONNECTIONS WITH A TYPE-C PORT**



**Note:** The implementation shown in [Figure 5-3](#) assumes that the Type-C controller has an active-high enable input, and the port power controller has an active-low, open-drain style Fault indicator. External polarity inversion through buffers or FETs may be required if the Type-C controller and/or port power controller has different I/O characteristics.

## 5.4 GND and EARTH Recommendations

The **GND** pins of the USB connector must be connected to the PCB with a low impedance path directly to a large GND plane.


The **EARTH** pins of the USB connector may be connected in one of two ways:

1. [Recommended] To **GND** through an resistor and capacitor in parallel. An RC filter can help to decouple and minimize EMI between a PCB and a USB cable.
2. Directly to the **GND** plane

# USB2517

The recommended implementation is shown in [Figure 5-4](#).

**FIGURE 5-4: RECOMMENDED USB CONNECTOR GND AND EARTH CONNECTIONS**





## 6.0 CLOCK CIRCUIT

### 6.1 Crystal and External Clock Connections


A 24.000 MHz ( $\pm 350$  ppm) reference clock is the source for the USB interface and for all other functions of the device. For exact specifications and tolerances, refer to the latest revision of the *USB2517 Data Sheet*.

- **XTAL1/CLKIN** (pin 61) is the clock circuit input for the USB2517. This pin requires a capacitor to ground. One side of the crystal connects to this pin.
- **XTAL2** (pin 60) is the clock circuit output for the USB2517. This pin requires a capacitor to ground. One side of the crystal connects to this pin.
- A 1 M $\Omega$  resistor connected across **XTAL1** and **XTAL2** is required. Failure to place this resistor will result in unstable crystal operation.
- The crystal loading capacitor values are system dependent, based on the total  $C_L$  spec of the crystal and the stray capacitance value. The PCB design, crystal, and layout all contribute to the characteristics of this circuit. A commonly used formula for calculating the appropriate physical  $C_1$  and  $C_2$  capacitor values is:
  - $C_L = ((C_{X1})(C_{X2}) / (C_{X1} + C_{X2}))$
  - Where:  $C_L$  is the spec from the crystal datasheet,  $C_{X1} = C_{\text{stray}} + C_1$ ,  $C_{X2} = C_{\text{stray}} + C_2$ .

**Note:**  $C_{\text{stray}}$  is the stray or parasitic capacitance due to PCB layout. It can be assumed to be very small, within the 1 pF to 2 pF range, and then verified by physical experiments in the lab if PCB simulation tools are not available.

- Alternately, a 24.000 MHz, 1.2V to 3.3V clock oscillator may be used to provide the clock source for the USB2517. When using a single-ended clock source, **XTAL2** (pin 60) should be left floating as a No Connect (NC).

**FIGURE 6-1: CRYSTAL AND OSCILLATOR CONNECTIONS**



## 7.0 POWER AND STARTUP

### 7.1 RBIAS Resistor

- The **RBIAS** (pin 63) on the USB2517 must connect to ground through a 12 k $\Omega$  resistor with a tolerance of 1.0%. This is used to set up critical bias currents for the internal circuitry. This should be placed as close to the IC pin as possible, and be given a dedicated, low-impedance path to a ground plane.

### 7.2 Board Power Supplies

#### 7.2.1 POWER RISE TIME

- The power rail voltage and rise time should adhere to the supply rise time specification as defined in the *USB2517 Data Sheet*.
- If a monotonic/fast power rail rise cannot be assured, then the **RESET\_N** signal should be controlled by a Reset supervisor and only released when the power rail has reached a stable level.

#### 7.2.2 CURRENT CAPABILITY

- It is important to size the 5V and 3.3V power rails appropriately. The 5V power supply must be capable of supplying sufficient power for all exposed USB ports concurrently without drooping below the minimum voltage permissible in the USB specification:
  - 500 mA per-port for USB2 Ports
  - 1.5A or 3.0A per Type-C port (depending on setting of the Type-C controller)
- The 3.3V power supply must be able to supply enough power to the USB hub IC. It is recommend that a 3.3V power rail be sized such that it is able to supply the maximum power consumption specifications as displayed in the *USB2517 Data Sheet*.

### 7.3 Reset Circuit

- **RESET\_N** (pin 43) is an active-low Reset input. This signal resets all logic and registers within the USB2517. A hardware Reset (**RESET\_N** assertion) is not required following power-up. Refer to the latest copy of the *USB2517 Data Sheet* for Reset timing requirements. [Figure 7-1](#) shows a recommended Reset circuit for powering up the USB2517 when Reset is triggered by the power supply. The values for the “R” resistor and “C” capacitor are not critical and may be adjusted per individual system needs or preferences.

**FIGURE 7-1: RESET TRIGGERED BY POWER SUPPLY**





Figure 7-2 details the recommended Reset circuit for applications where Reset is driven by an external CPU/MCU. The Reset out pin (RST\_OUT\_N) from the CPU/MCU provides the warm Reset after power-up. The values for the “R” resistor and “C” capacitor are not critical and may be adjusted based on individual system needs or preferences.

**FIGURE 7-2: RESET CIRCUIT INTERFACE WITH CPU/MCU RESET OUTPUT**



# USB2517

## 8.0 CONFIGURATION OPTIONS

The USB2517 can be configured in one of these four ways:

1. EEPROM memory device
2. SMBus (via external MCU/SOC)
3. Defaults + Modifiers via CFG\_SEL pins (Hardware Resistor Strap options ignored)
4. Defaults + Hardware Resistor Strap Modifiers (resistor pull-down/pull-up options)

The hub must be configured completely via EEPROM, SMBus, or Defaults/Hardware Resistor Straps. A combined or hybrid approach is not supported.

The configuration mode is selected via the CFG\_SEL[0:2] pins.


### 8.1 Configuration via EEPROM

When configuring via EEPROM, the USB2517 operates as an I2C host at a fixed 58.6 kHz speed. The EEPROM must be 256x8, and the entire register set from 0x00 to 0xFF must be replicated within the EEPROM device. The default values should be obtained from the *USB2517 Data Sheet*.

**Note 1:** The EEPROM device must be programmed onboard or pre-programmed before the PCB assembly. The USB2517 does not have a programming/USB pass-through mechanism.

**2:** Traditionally, the I2C communication protocol uses the terminologies, “master” and “slave.” The equivalent Microchip terminologies used in this document are “host” and “client.”

**FIGURE 8-1: RECOMMENDED CONNECTIONS IF CONFIGURED VIA EEPROM**



### 8.2 Configuration via MCU/SoC Memory

#### 8.2.1 MCU/SOC OPERATION SUMMARY


By default, the USB2517 executes based on internal register defaults, and an external MCU/SoC device is not explicitly required. If settings that differ from the internal defaults are required by the application, an external MCU/SoC may be used to modify the register settings. Only the specific settings which need to be modified from the default need to be changed.

The USB2517 supports only one address option: 010\_1100b.

## 8.2.2 MCU/SOC CONNECTION DIAGRAMS

The recommended schematic connections for an MCU/SOC memory device are shown in [Figure 8-2](#).


**FIGURE 8-2: RECOMMENDED CONNECTIONS IF CONFIGURED VIA MCU/SOC**



## 8.3 Configuration via Hardware Resistor Straps

Follow the schematic guidance in [Figure 8-3](#) for strap configuration options.

**FIGURE 8-3: HARDWARE-BASED CONFIGURATION OPTIONS**



## 8.4 Non-Removable Port Settings

- In a typical USB2517 application, downstream ports are routed to a user-accessible USB connector. Therefore, the downstream port should be configured as a removable port.
- The following guidelines can be used to determine which settings to use:
  - If the port is routed to a user-accessible USB connector, it is removable.
  - If the port is routed to a permanently attached embedded USB device on the same PCB or non-user-accessible wiring or cable harness, it is non-removable.

# USB2517

- The removable and non-removable device settings do not impact the operation of the hub in any way. The settings only modify select USB descriptors which the USB host may use to understand if a port is a user-accessible port or if the device is a permanently attached device. Under standard operating conditions, the USB host may or may not modify its operation based upon this information. Certain USB compliance tests are impacted by this setting, so designs which must undergo USB compliance testing and certification must ensure the configuration settings are correct.

- Removable port settings can be configured via:

- EEPROM
- I2C based SOC/MCU
- Hardware Strap options

To configure this feature via hardware resistor strap options, users must select a mode in which the Hardware Resistor Strap options are enabled via **CFG\_SEL[2:0]** (see [Figure 8-3](#)). The USB2517 has two non-removable port configuration strap option pins, **NON\_REM[1:0]**, which can be used to set the non-removable configurations for ports 1, 2, and 3. These are located on pins 13 and 17. The strap setting is sampled one time at startup. A configuration strap option must be selected if the hub is not configured via EEPROM or from an MCU/SOC via SMBus. Otherwise, the sensed result may be non-deterministic.

- Note that the **SUSP\_IND/LOCAL\_PWR/NON\_REM0** operates in the following manner when EEPROM or SOC-based SMBus configuration is not present:
  1. During hub boot, the pin is sensed to determine the **NON\_REM0** setting.
  2. During hub runtime, the pin operates as suspend indicator output (**SUSP\_IND**) if in a configuration mode with fixed Self-Powered mode or Bus-Powered mode, or as a local-power control (**LOCAL\_PWR**) if in a configuration mode with dynamic power modes.

**TABLE 8-1: NON\_REM[1:0] SETTINGS**

Setting	Effect
NON_REM1 = 0, NON_REM0 = 0	All ports are removable.
NON_REM1 = 0, NON_REM0 = 1	Port 1 is non-removable. Ports 2 to 7 are removable.
NON_REM1 = 1, NON_REM0 = 0	Ports 1 and 2 are non-removable. Ports 3 to 7 are removable.
NON_REM1 = 1, NON_REM0 = 1	Ports 1, 2, and 3 are non-removable. Ports 4 to 7 are removable.

## 8.5 Self-Powered/Bus-Powered Settings (Available via SMBus Configuration Only)

- In a typical USB2517 application, the hub should be configured as self-powered, which is the default configuration setting.
- The following guidelines can be used to determine which setting to use:
  - If the entire system (hub included) is powered completely from the Upstream USB connector's **VBUS** pin and the system is designed to operate using standard USB cabling and any standard USB host, then the hub system is bus-powered.
  - If the entire system (hub included) is always powered by a separate power connector, then the hub system is self-powered.
  - If the hub included is part of a larger embedded system with fixed cabling and a fixed USB host, then the hub system is most likely self-powered (even if all of the power is derived from the upstream USB connector's **VBUS** pin).
- The self-powered/bus-powered device settings do not impact the operation of the hub in any way. The settings only modify select USB descriptors which the USB host will use to budget power accordingly. Since a standard USB2.0 port is required to supply 500 mA to the downstream port, a self-powered hub and all of its downstream ports must continue to operate within that 500 mA budget. A USB host will typically limit the downstream ports of a self-powered hub to 100 mA. Any device which connects to a self-powered hub that declares it needs more than 100 mA will be prevented from operating by the USB host.
- The USB2517 also supports dynamic self-powered and bus-powered operation via the **LOCAL\_PWR** control input pin. This feature must be enabled via EEPROM or SMBus configuration (**DYNAMIC** bit in **CFG1** register). Once enabled, the **LOCAL\_PWR** pin works as:


- 0: Self-Powered, and no downstream port power restrictions will be in place.
- 1: Bus-Powered – downstream port power restrictions will be enforced by the USB host.
- The **LOCAL\_PWR** cannot be changed dynamically. To change the mode of operation, the pin state must be modified, then the hub must be reset for the hub to communicate the new mode of operation descriptors to the USB host.

## 8.6 LEDs

- The **LED<sub>Ax</sub>/LED<sub>Bx</sub>** pins must be enabled via EEPROM or SMBus configuration before functioning. By default, these pins are non-operational.
- The **LED<sub>Ax</sub>/LED<sub>Bx</sub>** pins may be connected to optional LEDs which can show:
  1. **Green/Amber LEDs (per USB Specification)**
    - **LED<sub>Ax</sub>** drives a Green LED and asserts when the USB port is enabled.
    - **LED<sub>Bx</sub>** drives an Amber LED and asserts after an overcurrent event occurs.
  2. **Speed Mode – Only LED<sub>Ax</sub> is utilized.**
    - **LED<sub>Ax</sub>** driven low when LS device is attached.
    - **LED<sub>Ax</sub>** driven high when FS device is attached.
    - **LED<sub>Ax</sub>** pulsed at 1 kHz when HS device is attached.
    - **LED<sub>Ax</sub>** tristated when no device is attached.
- The current limiting resistor values depend on the desired brightness, voltage, and LED component selection. It is recommended to follow the data sheet guidelines of the selected LED for best results.
- The **LED<sub>Ax</sub>/LED<sub>Bx</sub>** outputs may be active-high or active-low, as configured by the **PRT\_SWAP<sub>x</sub>** setting. They should be designed to illuminate the LED based on the polarity setting.

See schematic guidance in [Figure 8-4](#) for strap configuration options.

**FIGURE 8-4: LEDAX AND LEDXB OPTIONS**



## 8.7 Port Disable Straps

This feature requires the hub configuration straps to select a mode whereby Hardware Resistor Strap options are enabled via `CFG_SEL[2:0]` (see [Figure 8-3](#)).

If using the port disable strap option, the `USBDP_DNx` and `USBDM_DNx` signals should be pulled high to 3.3V. This connection can be made directly to the 3.3V power net, or through a pull-up resistor. The pins may also be shorted together to simplify the layout.

<b>Note:</b> Both USB D+ and D– signals must be pulled high to effectively disable the port. If only 1 pin is pulled to 3.3V, the port will not be disabled.
--

## 8.8 Port Swap

- The port swap straps allow and end system integrator to swap the polarity of each downstream port individually. This may help resolve PCB layout issues which would otherwise require crossovers to correct. Crossovers usually require 1 signal of the differential pair to transition to another PCB layer and back, which causes discontinuity in differential impedance and trace length mismatches which will negatively impact signal integrity.
- This feature is controlled by the `LEDx/PRT_SWPx` pin straps, and operate such that:
  - **PRT\_SWPx strapped to GND:** The polarity of the port is left in default state (pin name matches true polarity).
  - **PRT\_SWPx strapped to 3.3V:** The polarity of the port is swapped and opposite of respective pin names.

<b>Note:</b> If also using the LED functionality of the hub, it is important to be aware that this hardware strap option also impacts the polarity of the associated <code>LED_B3_N</code> .
--

Also refer to [Figure 8-4](#) for a schematic diagram.

## 8.9 Ganged Port Power Control and Overcurrent Sensing


If ganged port power and overcurrent sensing is enabled, then port power control to all downstream ports is linked. Ganged port power and overcurrent sense can be enabled via:

- Register setting through EEPROM or MCU/SOC
- Hardware strap option on pin 34 - `LED_B3_N/GANG_EN`
  - **GANG\_EN strapped to GND:** Individual port power and Overcurrent Sense mode
  - **GANG\_EN strapped to 3.3V:** Ganged Port Power and Overcurrent Sense mode
- When the USB host enables power to any one downstream port, all `PRT_PWRx` pins will be asserted together.
- When an overcurrent event is detected on any `OCSx_N` pin, power will be shut off to all downstream ports and a general global overcurrent message will be sent to the host.
- This feature enables a system designer to implement one single VBUS power switch shared across all downstream ports to save cost.



See schematic guidance in [Figure 8-3](#) for strap configuration options.

**FIGURE 8-5: GANGED PORT POWER CONNECTIONS**



## 8.10 USB Signal Boost

The USB signal boost configuration allows an end system integrator to boost the signal strength of one or all of the USB PHYs. This feature may be used to overcome longer PCB trace lengths or signal degradation due to protection components placed on the USB signal lines. The feature works by boosting the strength of the nominal 17.78 mA USB high-speed signal driver by 4%, 8%, or 12% (approximately).

The Boost feature can be enabled via:

- Register setting through EEPROM or MCU/SOC
- Hardware strap option on pins 48 and 50 **LED\_B1\_N/BOOST0** and **LED\_B2\_N/BOOST1**
  - **BOOST0 and BOOST1 strapped to GND:** No change
  - **BOOST0 strapped to 3.3V and BOOST1 strapped to GND:** 4% boost to all ports (upstream and downstream)
  - **BOOST0 strapped to GND and BOOST1 strapped to 3.3V:** 8% boost to all ports (upstream and downstream)
  - **BOOST0 and BOOST1 strapped to 3.3V:** 12% boost to all ports (upstream and downstream)

**Note:** If using the LED functionality of the hub, it is important to be aware that this hardware strap option also impacts the polarity of the associated **LED\_B1\_N**, **LED\_B2\_N** pins.

## 9.0 HARDWARE CHECKLIST SUMMARY

**TABLE 9-1: HARDWARE DESIGN CHECKLIST**

Section	Check	Explanation	✓	Notes
Section 2.0, "General Considerations"	Section 2.1, "Required References"	Verify that the references are on hand.		
	Section 2.2, "Pin Check"	Verify that the pins match the data sheet.		
	Section 2.3, "Ground"	Verify that the grounds are tied together.		
	Section 2.4, "USB-IF Compliant USB Connectors"	Verify that USB-IF compliant USB connectors with an assigned TID are used in the design (if USB compliance is required for the design).		
Section 3.0, "Power"		Ensure <b>VDD33</b> is in the range 3.0V to 3.6V, 0.1 $\mu$ F capacitors are connected to pins 1 and 18, and a 1.0 $\mu$ F capacitor is connected to pin 9.		
		Ensure <b>CRFILT</b> has a 1.0 $\mu$ F capacitor to <b>GND</b> .		
		Ensure <b>PLLFILT</b> has a 0.1 $\mu$ F capacitor to <b>GND</b> .		
Section 4.0, "USB Signals"	Section 4.1, "USB PHY Interface"	Verify that the USB data pins are correctly routed to the USB connectors. Pay special attention to the polarity of the USB2.0 D+ and D- data lines.		
	Section 4.2, "USB Protection"	Verify that ESD/EMI protection devices are designed specifically for high-speed data applications and that the combined parasitic capacitance the protection devices, USB traces, and USB connector do not exceed 5 pF on each USB trace.		
Section 5.0, "USB Connectors"	Section 5.1, "Upstream Port VBUS and VBUS_DET"	Verify that the Upstream Port VBUS has no more than 10 $\mu$ F capacitance and that the VBUS signal is properly divided down to a 3.3V signal and connected to the <b>VBUS_DET</b> pin of the hub.		
	Section 5.2, "Downstream Port VBUS and PRTPWRx/OCSx_N"	If the downstream ports are standard Type-A ports, verify that <b>PRTPWRx</b> and <b>OCSx_N</b> are properly connected to the enable pin of the downstream port power controller and the Fault indicator output of the port power controller.		
	Section 5.3, "Downstream Port Type-C Support"	If the downstream ports are standard Type-C ports, verify that <b>PRTPWRx</b> is properly connected to the enable pin of the Type-C port controller and <b>OCSx_N</b> is connected to the Fault indicator output of the port power controller.		
	Section 5.4, "GND and EARTH Recommendations"	Verify that the USB connector is properly connected to PCB ground on both the <b>GND</b> pins and the <b>EARTH</b> pins. It is recommended that an RC filter be placed in between the <b>EARTH</b> pins and PCB ground.		

**TABLE 9-1: HARDWARE DESIGN CHECKLIST (CONTINUED)**

Section	Check	Explanation	√	Notes
Section 6.0, "Clock Circuit"	Section 6.1, "Crystal and External Clock Connections"	<p>Confirm that the crystal or clock is 24.000 MHz (<math>\pm 350</math> ppm).</p> <p>If a single-ended clock is used, ensure it is connected to <b>XTALI</b> while leaving <b>XTALO</b> floating.</p> <p>If a crystal is used, ensure the loading capacitors are appropriately sized for the crystal loading requirement.</p>		
Section 7.0, "Power and Startup"	Section 7.1, "RBIAS Resistor"	Confirm that a 12.0 k $\Omega$ 1% resistor is connected between the <b>RBIAS</b> pin and PCB ground.		
	Section 7.2, "Board Power Supplies"	<p>Verify that the board power supplies deliver 3.0V to 3.6V to the hub power rails and that the power-on rise time meets the requirement of the hub as defined in the data sheet.</p> <p>If the rise time requirement cannot be met, ensure that the <b>RESET_N</b> line is held low until the power regulators reach a steady state.</p>		
	Section 7.3, "Reset Circuit"	Ensure that the <b>RESET_N</b> signal has an external pull-up resistor or is otherwise properly controlled by an external SOC, MCU, or Reset supervisor device.		

**TABLE 9-1: HARDWARE DESIGN CHECKLIST (CONTINUED)**

Section	Check	Explanation	√	Notes
Section 8.0, "Configuration options"	Section 8.1, "Configuration via EEPROM"	If configuring via EEPROM, ensure EEPROM is connected to the correct pins and that CFG_SEL0, CFG_SEL1, and CFG_SEL2 are strapped correctly.		
	Section 8.2, "Configuration via MCU/ SoC Memory"	If configuring via SoC/MCU, ensure SoC/MCU is connected to the correct pins and that CFG_SEL0, CFG_SEL1, and CFG_SEL2 are strapped correctly.		
	Section 8.3, "Configuration via Hardware Resistor Straps"	If configuring the hub via hardware resistor straps along, make mode selections CFG_SEL0, CFG_SEL1, and CFG_SEL2 which match the system requirements.		
	Section 8.4, "Non-Removable Port Settings"	For all ports which do not route to user-exposed USB connectors, ensure the port is configured to be non-removable via EEPROM, SoC/MCU, or hardware strap.		
	Section 8.5, "Self-Powered/Bus-Powered Settings (Available via SMBus Configuration Only)"	Ensure Self-Powered/Bus-Powered settings are correct, and hardware is designed appropriately. For Self-Powered applications, all power for the board is derived from an external power supply. For Bus-Powered applications, all power for the board is derived from VBUS sourced by the connected USB host.		
	Section 8.6, "LEDs"	If using LEDs, ensure LED operation mode is enabled properly (via EEPROM, SoC/MCU, or strap) and LEDs are designed according to the LED configuration settings.		
	Section 8.7, "Port Disable Straps"	If any USB ports are unused, ensure that they are properly disabled by either strapping D+ and D- to 3.3V in hardware or via EEPROM or SoC/MCU.		
	Section 8.8, "Port Swap"	If using the USB Port Swap feature, ensure that USB signal polarity is swapped in the schematic design for each port which is configured to enable Port Swap.		
	Section 8.9, "Ganged Port Power Control and Overcurrent Sensing"	If configuring the system for ganged port power and overcurrent sensing, ensure that the hardware is designed accordingly.		
	Section 8.10, "USB Signal Boost"	If using the USB signal boost feature, ensure that the feature is enabled via EEPROM, SoC/MCU, or hardware strap.		

## APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	USB2412Section/Figure/ Entry	Correction
DS00004211A (09-27-21)	Initial release	

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**

---

**Note the following details of the code protection feature on Microchip products:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, KleeR, LANCheck, LinkMD, maxStylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVMe Express, NVMe, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-8979-5

For information regarding Microchip’s Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

---

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820