

Spring 2015

Week 2 Module 9

Digital Circuits and Systems

K-Map Minimization

*Shankar Balachandran**

Associate Professor, CSE Department
Indian Institute of Technology Madras

*Currently a Visiting Professor at IIT Bombay


K-Map Based Minimization

- The purpose of using K-maps is to aid in the simplification of logic expressions.
- Use of 1's in K-maps gives minterm SOP form directly. Use of 0's in K-maps gives maxterm POS form directly.
- Minterms (maxterms) that can be combined differ in *exactly* one bit position.
- Minimization using K-maps is done by grouping “*adjacent*” minterms (maxterms).

■ Conditions for grouping:

- Minterm (maxterm) groups are restricted to have size that is a power of 2, e.g., 1, 2, 4, 8, ...
 - All K-map cells in a group must have a 1 as their K-map entry for grouping minterms (or 0 as their K-map entry for maxterm groups).
 - All minterms (maxterms) must be adjacent; they must *differ* in *exactly i bits* where, 2^i is the size of the group.
-
- To minimize a function, find the set of groups which include all the required minterms; the function is the sum of these groups (or if maxterms are used then the function is the product of the groups).
-
- The larger the groups, the better. *Why?*

Example: Grouping Minterms




Simplified Expression:

$$f(w,x,y,z) = \{m1, m3, m9, m11\} + \{m8, m12\}$$

$$= \overline{x}z + w\overline{y}z$$

Example: Grouping Maxterms



Groupings (note: all groupings are not listed):

$\{M0, M2, M4, M6\}$, $\{M4, M5, M6, M7\}$, $\{M5, M7, M13, M15\}$,
 $\{M2, M6, M10, M14\}$, $\{M6, M7, M14, M15\}$

Simplified Expression: $f(w,x,y,z) = \{M0, M2, M4, M6\} \{M5, M7, M13, M15\}$
 $\{M2, M6, M10, M14\}$
 $= (w+z)(\bar{x}+\bar{z})(\bar{y}+z)$

Logic Minimization: Example 1

x \ yz	00	01	11	10
0	1		1	1
1	1			1

Sum of Products:

$$F(x,y,z) = \bar{z} + \bar{x}y$$

$$\# \text{ INV} = 2$$

$$\# \text{ AND2} = 1$$

$$\# \text{ OR2} = 1$$

x \ yz	00	01	11	10
0	1	0	1	1
1	1	0	0	1

Product of Sums:

$$F(x,y,z) = (y + \bar{z})(\bar{x} + \bar{z})$$

$$\# \text{ INV} = 2$$

$$\# \text{ AND2} = 1$$

$$\# \text{ OR2} = 2$$

⇒ For example 1 SOP is SMALLER

A 4x4 grid representing a 2D lattice. The horizontal axis is labeled w_x and the vertical axis is labeled y_z . Both axes have tick marks for 00, 01, 11, and 10. The grid cells contain blue numbers: 0 or 1. Green lines connect cells with 0s, and red lines connect cells with 1s.

$y_z \backslash w_x$	00	01	11	10
00	0	1	0	0
01	0	1	1	0
11	1	1	1	1
10	1	1	0	0

POS:

$$F(w,x,y,z)=(w+z)(x+\overline{y})$$

$$\# \text{ INV} = 1$$



AND2 = 1

OR2 = 2



7

Gate Equivalents


- Gate equivalents using 2-input NAND gates




NOT gate



AND gate



OR gate




NOR gate


Example:

Implement $f(x, y, z) = xy + \bar{x}yz$ using only 2-input NAND gates.


1. Create an AND/OR circuit



2. Substitute all logic gates by equivalent 2-input NAND gates



3. Remove redundant NAND gates





End of Week 2: Module 9

Thank You