# Digital Circuits and Systems

K-Map Minimization

Shankar Balachandran\*
Associate Professor, CSE Department
Indian Institute of Technology Madras

\*Currently a Visiting Professor at IIT Bombay



## **K-Map Based Minimization**


- The purpose of using K-maps is to aid in the simplification of logic expressions.
- Use of 1's in K-maps gives minterm SOP form directly.
  Use of 0's in K-maps gives maxterm POS form directly.
- Minterms (maxterms) that can be combined differ in exactly one bit position.
- Minimization using K-maps is done by grouping "adjacent" minterms (maxterms).



## Conditions for grouping:


- □ Minterm (maxterm) groups are restricted to have size that is a power of 2, e.g., 1, 2, 4, 8, ...
- □ All K-map cells in a group must have a 1 as their K-map entry for grouping minterms (or 0 as their K-map entry for maxterm groups).
- All minterms (maxterms) must be adjacent; they must differ in exactly i bits where, 2i is the size of the group.
- To minimize a function, find the set of groups which include all the required minterms; the function is the sum of these groups (or if maxterms are used then the function is the product of the groups).
- The larger the groups, the better. Why?

## **Example: Grouping Minterms**



Simplified Expression: 
$$f(w,x,y,z) = \{m1,m3,m9,m11\} + \{m8,m12\}$$
  
=  $xz + wyz$ 







Simplified Expression:  $f(w,x,y,z) = \{M0,M2,M4,M6\}\{M5,M7,M13,M15\}$   $\{M2,M6,M10,M14\}$ 

$$=(w+z)(\overline{x}+\overline{z})(\overline{y}+z)$$








**⇒** For example 1 SOP is SMALLER





#### SOP:

$$F(w,x,y,z)=wx+wy^{-}+yz+xz$$
  
# INV = 1  
# AND2 = 4  
# OR2 = 3

#### **⇒** For example 2 POS is SMALLER


#### POS:

$$F(w,x,y,z)=(w+z)(x+\overline{y})$$
  
# INV = 1  
# AND2 = 1  
# OR2 = 2



## **Gate Equivalents**


Gate equivalents using 2-input NAND gates



## **Example:**


Implement  $(f(x,y,z) = xy + \overline{x}yz)$  using only 2-input NAND gates.

#### 1. Create an AND/OR circuit




## 1

#### 2. Substitute all logic gates by equivalent 2-input NAND gates



# 10

### 3. Remove redundant NAND gates



## **End of Week 2: Module 9**

Thank You