

2-7 byte, nibble, word

T₁, byte : most microcomputer handle any storage information in groups of eight digit

8 bits = 1 byte

T₂, nibble : binary number are often broken into groups of four bit.

4 bits = a nibble

T₃, word : group of bits, depends on the size of the data pathway.

2-8 Alphanumeric Codes : represents characters and functions found on a computer keyboard

ASCII : 7비트의 총 128가지 가능한 코드 그룹 $2^7=128$

코드는 8비트로 확장되었을 때 ASCII 코드의 원본이 0이 된다.

2-9 Parity method for error detection : requires the addition of an extra bit to a code group only detection, no correction

T₁, parity bit : it can be either a 0 or 1, depending on the number of 1s in the code group

T₂, even method : 1의 개수가 짝수 $\rightarrow 0$
 " 짝수 $\rightarrow 1$] \Rightarrow 128개를 짝수로 만들어 줌

T₃, odd method : 1의 개수가 짝수 $\rightarrow 1$
 " 짝수 $\rightarrow 0$

2-10 asynchronous (비동기식) data communication

· ASCII character must be framed so the receiver knows where the data begins and ends

T₁, first bit : start bit (logic 0)

T₂, LSB \rightarrow MSB

T₃, after MSB, parity bit is appended to check for transmission errors

T₄, last bit : stop bit (logic 1)

Exercise [ch2 : 12, 16, 28, 37]
 ch3 : 6, 12, 19, 24
 (c, d)

prove 3-10 [15(a) and 15(b)] using the Boolean Algebra

3장

1, Boolean algebra


Logic 0	Logic 1
False	True
Off	On
LOW	HIGH
No	Yes
Open switch	Closed switch

T₁, 3 basic logic operations : or, AND, NOT

2, Operations

T₁, or : $X = A + B$
 either 1 $\rightarrow 1$

A	B	$x = A + B$
0	0	0
0	1	1
1	0	1
1	1	1




output will go high when any input is high

T₁, AND : $X = A \cdot B$

X is true when

A	B	$x = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1




output will go high when all inputs are high

A and B are true Truth table

— Gate symbol.

T₁, NOT : $X = \bar{A}$

- commonly call inverter
- only a single input



A	$x = \bar{A}$
0	1
1	0


opposite to the logic level of this input

3, 계산

T₁, AND operation will be performed first



T₁, unless there is a parenthesis in the expression



4. evaluating logic circuit outputs

T₁, Rules : 1. (괄호를 빼) 변수의 모든 역현환을 수행


2. 괄호내의 연산 수행

3. 괄호가 없으면 AND 연산 수행 후 OR 연산 수행

4. 영양분이 빠져 있으면 내부 연산 수행 후 결과를 역현환 해제

$$\begin{aligned} & A = 0, B = 1, C = 1, \text{ and } D = 1 \\ & x = ABC(A + D) \\ & x = 0 \cdot 1 \cdot 1 \cdot (0 + 1) \\ & x = 1 \cdot 1 \cdot 1 \cdot (0 + 1) \\ & x = 1 \cdot 1 \cdot 1 \cdot 1 \\ & x = 1 \cdot 1 \cdot 1 \cdot 0 \\ & x = 0 \end{aligned}$$

T₁, truth table




A	B	C	$U = \bar{A}$	$V = AB$	$W = BC$	$X = V + W$
0	0	0	1	0	0	0
0	0	1	1	0	0	0
0	1	0	1	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	0	0	0
1	1	1	0	1	1	1

5. NOR, NAND Gates

simplifying the writing of Boolean expressions

NOR :



\Rightarrow

A	B	$A + B$	$A + B$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

NAND



A	B	AB	AB
0	0	0	1
0	1	0	1
1	0	0	1
1	1	0	0

6. Boolean Theorems

- help us to simplify logic expressions and logic circuits

T₁, AND Gates : $X \cdot 0 = 0$ | $X \cdot 1 = X$ | $X \cdot X = X$ | $X \cdot \bar{X} = 0$

T₁, OR Gates : $X + 0 = X$ | $X + 1 = 1$ | $X + X = X$ | $X + \bar{X} = 1$

T₁, Commutative laws (교환법칙) : $x + y = y + x$, $x \cdot y = y \cdot x$

T₁, Associative laws (결합법칙) : $x + (y + z) = (x + y) + z = x + y + z$, $x(yz) = (xy)z = xyz$

T₁, Distribute laws (분배법칙) : $x(y+z) = xy + xz$, $(w+x)(y+z) = wy + xz + wz + xz$

T₁, Multivariable theorems : $x + xy = x$, $x + \bar{x}y = \bar{x}y$, $\bar{x} + xy = \bar{x}y$

위와 같이

7. DeMorgan's Theorems

$$\text{I}, (\overline{x+y}) = \overline{x} \cdot \overline{y} \quad \text{NAND gate} \quad \equiv \quad \text{NAND gate}$$


$$\text{II}, (\overline{x} \cdot \overline{y}) = \overline{x} + \overline{y} \quad \text{NOR gate} \quad \equiv \quad \text{NOR gate}$$

$$\text{cf}, \overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}, \quad \overline{x+y+z} = \overline{x} \cdot \overline{y} \cdot \overline{z}$$


8. Universality of NAND and NOR gates

NAND or NOR gate $\xrightarrow{\text{create}}$ OR, AND, INVERT

1) using only NAND gates




2) using only NOR gates



9. Alternate Logic-Gate (다른 논리 회로)

1, 냉방 : 1, 표준 기호의 입력력을 역연환 시킴

2, 연산기호 변환 AND \rightleftharpoons or (인버터는 X)



3) NAND and NOR : inverting gates (역연산 기이즈)

표준, 대안 기호 모두 입력 또는 출력 한쪽에만 버블 올라

AND and OR : noninverting gates (역연산 없는 기이즈)


대안기호는 입력과 출력에 모두 버블이 있음

4) active logic level (활성 논리 값)

1, active-High : 버블 X] 인, 출력 때로 둘 $\overline{\text{high}}$ 일때 활성
2, active-low : 버블 O " low "


활성과 High-low 헷갈리지 말기

3. NAND Gate



10. Which gate representation to use 어떤 게이트 표현을 사용할 것인가?

I)



proper use of alternate gate symbols in the circuit diagram can make circuit operation much clear.


Output Z will go high whenever either A=B=1 or C=D=1

Output Z will go Low only when A or B is low and C or D is low

II, When possible, choose gate symbols [bubble outputs - bubble input nonbubble outputs - nonbubble input]

III, Asserted levels (각정하는 값) : [asserted = active unasserted = inactive]

IV, Labeling : overbar to active-low



문제에서 출력의 상태가 Low일 때 가짜가 작동한다고하면 출력이 bubble이 있어 최종을 결정한다 (active low)

4장 Combination Logic Circuits

I, Sum-of-products form

II, sum-of-products (SOP) : 합의 합, AND 항이 서로 OR로 묶여 있다.

$$\text{ex, } ABC + \bar{A}\bar{B}C, AB + \bar{A}\bar{B}C + \bar{C}\bar{D} + D$$

역기호는 각 항의 하나의 변수 범위 넓으면 안됨 ($\bar{ABC}, \bar{rst} X$)

III, product of sums (POS) : 합의 곱, 2개 이상의 OR 항이 AND로 묶여 있다.

$$\text{ex, } (A+\bar{B}+C) \cdot (A+C), (A+\bar{B})(\bar{C}+D)F$$

2, Simplify Logic Circuits

DeMorgan's theorems \rightarrow SOP \rightarrow 공통인수 빼면서 항 줄이기


by DeMorgan's theorems 역기호가 하나의 변수 범위를 넘지 않게 설정



$$\begin{aligned} Z &= ABC + A\bar{B}(A+C) = ABC + A\bar{B}A + A\bar{B}C = ABC + A\bar{B} + A\bar{B}C \\ &= AC(B+\bar{B}) + A\bar{B} = AC + A\bar{B} = A(\bar{B}+C) \end{aligned}$$

3, design Combinational Logic circuits


truth table (진리표) 작성 \rightarrow 출력이 1인지를 고르고 AND 항으로 변환 \rightarrow SOP \rightarrow 간략화




4, karnaugh Map (K map)

논리식을 간략화하거나 진리표를 사용하는 논리회로로 변환하는데 사용

II, 2 variables



III, 3 variables




Horizontally adjacent squares differ only in one variable.

Vertically adjacent squares differ only in one variable.


IV, Looping : 큰 그룹으로 묶었을 때 단지 공통인자만 최종식에 나타난다.

· 역형태와 역이 아닌 형태를 모두 취하고 있는 변수를 제거


I, two pairs : 변수 허리를 소거할 수 있음



2, Quads : 2개의 변수 소거




3, Octets : 3개의 변수 소거



V, I, truth table \rightarrow equation


2, equation \rightarrow truth table

$$y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} + \bar{D}$$




VI, don't care condition

특정한 입력 조건이 알리거나 않는 경우에는 이 입력 조건하에 대해서 출력값 정의X




5. exclusive OR, NOR

II, XOR : high output whenever two inputs opposite level




II, XNOR : high - at same level.




6. Parity generator and checker by using XOR

II, 짝수 패리티 발생



II,




짝수 패리티 검사

7. Enable/Disable circuits

II, Enable : 출력이 입력의 형태를 보임

입력과 출력이 같다는 것은 아님

II, disable : 출력이 고정된 값으로 보임



8. Basic characteristics of digital ICs

II, Power and Ground : 1) V_{cc} : TTL, 5V

2) V_{dd} : CMOS, 5V ~ 18V

3) GND : Ground

II, floating input : 1, TTL: act like a logic 1, measure a dc level of between 1.4 ~ 1.8V (unconnected input) 2, CMOS: become overbiased and destroy itself


9. 내부 고장

II, malfunction (오동작) in the internal circuitry

II, Inputs or outputs shorted to ground or V_{cc}

II, " open-circuited "

IV, short between two pins.



10. 외부 고장

II, 개별된 신호선


II, 단락된 신호선

II, 전원전압의 고장

IV, 출입부의 고장


CH5. Flip-Flops

1. NAND Gate Latch : Active-low output 라벨이 동작.



- Output will change when the input is pulsed Low (set, reset):
 - i, (1,1) : output depends on the previous input
 - ii, (0,1) : set 입력이 low를 만나면, 초기 상태는 Q=1
 - iii, (1,0) : reset " " , Q=0

2. NOR Gate latch : Active-high output 동작



- Output will change when the input is pulsed high (set, reset):
 - i, (0,0) : output depends on the previous input
 - ii, : set 입력이 high를 만나면, 초기 상태는 Q=1
 - iii, !reset " " , Q=0


cf, bouncing : 스위치가 2번에 완전히 안착하기 전까지 스위치의 버스스쳤상

(전류 저항에 여유로운 풀었다 떨리는 현상)


switching: switch on \Rightarrow '0', off \Rightarrow '1'

접지되어 영으로 전류가 흐르면 그냥 있는 경우가 암호를

3. Troubleshooting Case Study



4. Digital Pulses.




i, positive pulse : active high level, negative " : active low level

ii, t_r, t_f: rise time, t_w: fall time, t_w: duration width

5. Clocked FFs

i, Synchronous system (동기): output can change state only at a specific time in the clock cycle

- PGT : 0 \rightarrow 1, NGT : 1 \rightarrow 0
- FFs는 Clock 신호의 엣지에서만 동작함
제어입력을 transition(edge)에서만 효과 있음




제어입력 신호 변화는 일정한 시간을 두어야 한다.

ii, FF가 주입하기 동작하기 위해서는 클럭의 transition이 일어났을 때 제어입력신호가 일정시간 이상 유지되고 있어야 한다.


- Setup time (t_s): prior to the clock transition
- hold up time (t_h): after the clock transition

.Setup time을 표현




6. Clocked S-R Flip-Flop

i, FF triggers on Positive/Negative transition




ii, Edge detector




7. Clocked J-K Flip-Flop

i, S-R FF와의 차이 : J=k=1 \Rightarrow Q: toggle




ii, internal circuitry of an edge triggered J-K flip-flop




8. Clocked D Flip-Flop

i, CLK가 발생했을 때 D의 일정상태와 같은값을 출력함




ii, internal circuitry of an edge triggered D flip-flop




9. D Latch

i, D flip-flop과 차이 : edge detector 사용 X \Rightarrow CLK에 의존 X




ii, internal circuitry of an edge triggered D Latch



10. Asynchronous inputs


i, S,R,T,K,D input : CLK에 의존

대부분의 clocked FFs는 비동기식 입력단자 존재 : PRESET, CLEAR : Active-low




11. FF timing consideration - parameters

i, propagation delays(전파지연) : 신호가 인가되고 출력이 변화할때까지 걸리는 시간





ii, (clock pulse high and low times)



iii, Asynchronous Active Pulse Width



12. Potential timing problems in FF




14. 동기화


T, 동기식(CLK) + 비동기식(CLK와 무관하게 사용되는 입력 스위치를 조작)

↳ 불규칙성으로 인한 문제 > 동기화 시켜자!

문제: 부정적 pulse 발생




15. 입력 순차 검출 : 입력이 순차적으로 활성화되었을 때 출력 동작




17. Data storage and transfer

데이터를 FF (or Registers)에 저장하기 위해 수행하는 동작: data transfer (데이터 전송)


I. 동기 전송



II. 비동기 전송




III. 병렬 전송 (Simultaneously) fast but many lines




IV. 직렬 전송 - shift register slow but economic and simple

FF에 저장된 2진수를 매끄러우며 하나의 FF에서 다른 FF로 이동 (as shift pulses are applied)




② two connected



19. Frequency division and counting


n개의 FF를 사용하면 출력주파수는 입력주파수의 $\frac{1}{n}$ 로 분할



22. Schmitt - Trigger device

[입력 전압이 $V_T = V_{T+}$ 을 넘으면 V_T 는 V_{T-} 로 바뀜
" " $V_T = V_{T-}$ 을 넘으면 (작아지면) V_T 는 V_{T+} 로 바뀜]

→ 느리게 변하는 입력 신호가 발현하지 않고 신뢰성있게 동작




23. One-shot


T, 하나의 단정밀 출력 (보통 $Q=0, \bar{Q}=1$) 입력 신호에 의해 트리거 되기까지 고상태 유지

트리거되면 OS 출력은 반복 상태 ($Q=1, \bar{Q}=0$, 초안정상태)로 t_p 동안 변한다.


$$t_p = RC \text{ (외부에 연결된 소자)}$$




II. Non-retriggerable




III. Retriggerable



대표적인 예



12. Complete Parallel Adder with Registers




13. Carry Propagation

MSB에서 발생한 합 비트가 LSB의 합에 의하여 발생한 치의 올림에 의존


⇒ 차이율잉예전으로 해결 : 높은 차의 차이율잉이 발생되는게 알아보기 위하여 차가수와 가수의 낮은 차의 배트를 만난다
 (look ahead carry)

14. Integrated Circuit Parallel Adder




15. 2's complement System.

T, Addition




II, Subtraction



III, Combination


controlled by the two control signals ADD and SUB.

ADD - High : A+B SUB - High : A-B



7. Counter & Registers

1. Asynchronous (Ripple) Counters



i, FF(A)만 CLK에 동기화되어 동작하지만 나머지는 CLK 끝이 X


ii, 모든 J,K는 1로 동일

iii, MOD Number: 카운터가 처음상태로 되돌아가기 까지 한 주기를 이루는 상의의 개수, 2^N (N : FF의 수)


iv, 주파수 분할: MSB의 출력주파수는 입력 클럭주파수의 MOD수로 나누고 같다.

2. Propagation Delay (전파지연)

i, Low input freq. (문제X) ii, high input freq. (문제O) can't count properly



3. Sync Parallel counters (전파 지연 문제 개선)




- A만 J,K 입력이 high 상태일 때
- 하위단위의 출력이 모두 high 일때만 그 FF의 J,K입력이 High 상태가 되도록 연결.
- 총 지연시간 = FF t_{pd} + AND 게이트 t_{pd}

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	1	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0

4. MOD number < 2^N


기본 카운터에서 상태 입력을 무시하고 전부 1입, 구리려는 모드수 보다 높은 모드수 회로에서 수정해야 한다.



출력주파수는 f / Mod


5. Synchronous Down and Up/Down Counters

i, down Counter : 상위 FF의 J,K입력을 반복된 출력을 사용




초기 ABCD: 1111_2 , A=0($\bar{A}=1$)일때 NGT로 B변환, A=B=0($\bar{A} \cdot \bar{B}=1$)일때 NGT로 C변환

ii, UP/Down counter: FF의 J와 K입력이 정상적인 출력 또는 반복된 출력중 어느 것이 입력될지 선택




6. Presettable Counter

클럭신호에 반응이 또는 동기되어 원하는 초기계수값을 미리 설정



7. IC Synchronous Counter

i, 74AL160 - 74ALS163 계열



ii, 74ALS190-191 / 74HCL190-191 \rightarrow UP/Dawn Counter




(1) LOAD - Low : DCBA로 프리셋

(2) CTEN - Low with LOAD-High : 카운터 동작, D/U로 카운트 방향 지정

(3) MAX/MIN : 카운터의 터미널 상태 검출 Down counter: (MIN)0000, Upcounter: (MAX)100 or 1111

iii, 다단계 연결

여러 개의 칩을 연결하여 더 큰 계수 범위를 갖는 회로 만듬




8. Decoding a Counter (display of counter state immediately recognized by human)

i, binary data : encoded data, not comfortable to human

decoded data : comfortable to human ex, decimal number

ii, electronic decoding: 많은 용량 부하에 사용이 개입하지 않고 자동으로 통신의 타이밍 또는 순서를 제어하는데 카운터 많이 쓰임

iii, active-High decoding



각 AND게이트는 카운터의 하나의 특성화

상태에 대하여 High 출력 발생

9. Analyzing Synchronous Counters

i, PRESENT State, Control Inputs, NEXT State

PRESENT State			Control Inputs					NEXT State			
C	B	A	J _C	K _C	J _B	K _B	J _A	K _A	C	B	A
0	0	0	0	0	0	0	1	1	0	0	1
0	0	1	0	0	1	1	1	1	0	1	0
0	1	0	0	0	0	0	1	1	1	1	1
0	1	1	1	0	0	1	1	1	0	0	0
1	0	0	0	1	0	0	0	0	0	1	1
1	0	1	0	1	1	0	0	0	1	1	0
1	1	0	0	1	1	0	0	0	1	1	1
1	1	1	1	1	1	1	0	0	1	0	1

카운트 숫자를 발생하려면 개별 FF가 동기식 입력을 통해


step1, 입력값 작성 $\begin{cases} J_C = A \cdot B, K_C = C \\ J_B = K_B = A \\ J_A = K_A = \bar{C} \end{cases}$

Step2, 카운터의 현재상태를 기반으로 카운터의 다음 상태 예측

"MOD-5 counter"

미사용 상태가 항상 정상 계수 순차로 돌아감

ii, using D-FF



$$D_C = \bar{CB} + \bar{CA} + \bar{CBA} = ((\bar{B} + \bar{A}) + \bar{C}BA) = \bar{C}BA + \bar{C}AB = C \oplus AB$$

$$D_B = \bar{BA} + BA = B \oplus A$$

$$D_A = \bar{A}$$

• MOD-16 binary counter $D_D = D \oplus (ABC)$

$$D_C = C \oplus (AB) \\ D_B = B \oplus A \\ D_A = \bar{A}$$

10. Sync Counter Design

※ 카운터의 여러 가지 상태를 디코딩하여 J, K 입력단에 적절한 논리값을 제공하는 논리회로를 설계

cf) J-K excitation table

Transition at FF Output	PRESENT State Q_n	NEXT State Q_{n+1}	Which case?	J	K
0→0	0	0	Clearing or no change	0	x
0→1	0	1	Setting or toggle	1	x
1→0	1	0	Clearing or toggle	x	1
1→1	1	1	Setting or no change	x	0

Summary


2의 보수체계의 연산: 공통적자리 올림 무시, 2의 보수를 취하면 부정이 된다면 주목

별세를 고려하면 2의 보수체계는 저항을 따라오는지 (binary, hex) BCDX

Design Procedure

I, 비트수를 결정하고 계수 순차를 정한다. II, 모든 가능한 상태의 천이도를 그림

C	B	A
0	0	0
0	0	1
0	1	0
1	0	1
0	0	0
0	0	1
etc.		



III, 현저-다음상태 표작성

PRESENT State			NEXT State		
C	B	A	C	B	A
Line 1	0	0	0	0	0
2	0	0	1	0	1
3	0	1	0	0	1
4	0	1	1	1	0
5	1	0	0	0	0
6	1	0	1	0	0
7	1	1	0	0	0
8	1	1	1	0	0


IV, J, K 입력 추가 (based on J-k excitation table)

PRESENT State			NEXT State			J _C	K _C	J _B	K _B	J _A	K _A
C	B	A	C	B	A						
Line 1	0	0	0	0	0	1	0	x	0	x	1
2	0	0	1	0	1	0	0	x	1	x	x
3	0	1	0	0	1	1	0	x	x	0	1
4	0	1	1	1	0	0	1	x	x	1	x
5	1	0	0	0	0	0	0	x	1	0	x
6	1	0	1	0	0	0	0	x	1	0	x
7	1	1	0	0	0	0	0	x	1	x	0
8	1	1	1	0	0	0	0	x	1	x	1

V, 각 J, K 입력에 필요한 원하는 값을 출력하는 논리회로 설계


PRESENT			J _A	Ā A	Ā A	Ā B	Ā A	Ā B	Ā A	Ā A	Ā B	Ā A
C	B	A										
0	0	0	1	X								
0	0	1	X									
0	1	0	1	X								
0	1	1	X									
1	0	0	0									
1	0	1	X									
1	1	0	0									
1	1	1	X									

VI, 최종 표현식 구함



동기식 카운터에서 모든 FF는 동시에 클럭 입력

11. Shift Register Counter (Ring counter)




"Mode - 4 counter"

I, 2진 카운터 순위 강이 진행하지는 않지만 각계수가 투표 출력이 사용되는 때문에 카운터라고 본다.


II, MOD - 8 ring counter → 8FFs
" binary counter → 3FFs

III, Ring counter 초기화: operate properly → 1개의 FF 만 '1', 나머지 '0'




전원이 인가된 후 충분한 시간동안
Q₃의 PRE 입력과 Q₂, Q₁, Q₀의 CLR 입력이 Low인가.

IV, Johnson counter (twisted counter)



"MOD - 6 counter"

decoding




3개의 FF가 있더라도 디코딩 계산에는 2개의 입력 필요
⇒ Q₂=Q₀이 0일때 한번 발생됨

CH9. MSI (medium scale integration) 논리회로


I. Decoders

\bar{I}_1 AND gate - active-High




\bar{I}_2 , Enable input; control the operation of decoder

(only 1 of 8 outputs is activated at one time)




Truth table


\bar{E}_1	\bar{E}_2	E_3	Outputs
0	0	1	Respond to input code $A_2A_1A_0$
1	X	X	Disabled - all HIGH
X	1	X	Disabled - all HIGH
X	X	0	Disabled - all HIGH



\bar{I}_3 , BCD - 10진 디코더



\bar{I}_4 , BCD - 10진 디코더/드라이버



\bar{V} , Application of Decoder

(1) Memory system이 널리 쓰이는 예: 특정 기억 장소를 활성화하기 위해 중앙처리장치의 의해 생성되는 주소코드에 따라 해당 장치 활성화

(2) 각각의 메모리 IC는 2진수를 저장할 레지스터로 구성, 다른 레지스터와 구분을 위해 각자 고유한 주소


디코더는 Memory IC 회로 안에 포함되어 있으며, 특정 주소에 해당하는 주소에 접근할 때 기동

2. BCD to 7 segment decoder/driver [LED]

- 4비트 입력에 대한 출력을 10진수로 표시하기 위해
- Segment에 전류 흐름
- 디코더는 active-Low 출력을 갖고 있고 개별 절연 드라이버

cf, Common-cathode: 커스터들이 서로 동시에 접속, 디코더는 active-High 출력을 가짐


3. Liquid Crystal Display [LCD]



\bar{I}_1 , concept.


- 빛이 표시장치에 반사되며 반사를 이용하여 표시
- Segment를 통제하기 위해 교류전압이 공통인 후면판과 각 segment 사이에 인가.

\bar{I}_2 , driving



제어입력이 High이면 Segment Z_{0-7} 후면판에 5V ~ -5V로 반복 \Rightarrow "ON"

4. Encoder




8 line to 3line encoder

\bar{I}_1 , Concept


여러개의 입력선 중 하나가 시간에 동일한

N비트의 출력코드가 생성

\bar{I}_2 , 한 번에 하나의 입력만 활성되어야 함 \Rightarrow 모드이상은 입력이 동작할때 출력에 유연성이 있어야 함



정상적인 BCD로 변환 가능




6. Multiplexer (Data selector)

\bar{I}_1 , concept


여러개의 입력을 받아 그 중 하나를 선택하여 출력

출력한 데이터의 입력 주소 Select input에 의해 (홀수 ADDRESS 입력으로 사용)

\bar{I}_2 , two input MUX




\bar{I}_3 , four - input MUX



MUX는 각각의 입력을 통과시킬 수 있는

7. MUX Application

\bar{I}_1 , data routing : 2개의 BCD 카운터를 하나를 선택하고 표시




Counter select = Low

\Rightarrow Counter 2가 출력 MUX를 지향

Counter select = High


\Rightarrow Counter 2 출력 MUX를 지향

\bar{I}_2 , Parallel to serial conversion (연속화 전송하기 위해)




Mod-8는 Select input S₂S₁S₀을 기준으로, 000 \Rightarrow 11로 솔직한

\bar{I}_3 , Logic function generation : truth table에서 직접 논리 기능을 구현, 각 입력은 truth table의 여러



High/Low로 고정

\bar{I}_4 , Demultiplexers [DMUX] 복제




\bar{I}_1 , concept

하나의 입력을 받아들여 여러개의 출력으로 분배

\bar{I}_2 , 1 line to 8 line DEMUX

하나의 입력선 I는 8개의 AND 게이트와 연결되지만, 이 중 하나만이 SELECT에 의해 enable



디코더와 유사한데 2진 코드 입력은 select 입력으로

Enable 입력은 입력 단자 I로 된다

Waveforms for $A_2A_1A_0 = 000$