运算器实验日志

一、实验代码


```
1
       library ieee;
 2
       use ieee.std logic 1164.all;
 3
       use ieee.std_logic_unsigned.all;
 4
     entity exp_r_alu is
 5
     port (clk:in std logic;
       sw_bus,r4_bus,r5_bus,alu_bus:in std_logic;
 6
 7
       lddr1,lddr2,ldr4,ldr5:in std_logic;
 8
       m,cn:in std_logic;
 9
       s:in std logic vector(3 downto 0);
10
       k:in std logic vector(7 downto 0);
11
       d:inout std_logic_vector(7 downto 0));
12
       end exp_r_alu;
13
     architecture rtl of exp r alu is
       signal dr1,dr2,r4,r5,aluout,bus_Reg:std_logic_vector(7 downto 0);
14
       signal sel:std_logic_vector(5 downto 0);
15
16
     ■ begin
17
     Idreg:process(clk,lddr1,lddr2,ldr4,ldr5,bus_Reg)
18
        begin
19
     if clk'event and clk='1' then
20
            if Iddr1='1' then dr1<=bus Reg;
            elsif lddr2='1' then dr2<=bus Reg;
21
22
            elsif ldr4='1' then r4<=bus_Reg;
```


```
elsif ldr5='1' then r5<=bus Reg:
23
24
               end if:
25
            end if:
26
         end process;
27
       alu:process(m,cn,s,dr1,dr2,sel,aluout)
28
         begin
29
         sel<=m & cn & s:
30
       case sel is
31
            when "000000" = > aluout < = dr1 + 1;
32
            when "010000" = > aluout < = dr1;
33
            when "100000" = > aluout < = not dr1;
34
            when "000001" = > aluout < = (dr1 or dr2) + 1;
35
            when "010001" = > aluout < = dr1 or dr2;
36
            when 100001 =  alwout =  not(dr1 or dr2):
37
            when "000010" = > aluout < = (dr1 or (not dr2)) + 1;
38
            when "010010" = > aluout < = dr1 or (not dr2);
39
            when 100010 => aluout <= (not dr1) and dr2;
40
            when "000011" => aluout <= x "00";
41
            when "010011" = > aluout < = aluout - 1;
42
            when "100011" = > aluout < = x "00":
43
            when "000100" = > aluout < = dr1 + (dr1 and (not dr2)) + 1;
44
          when "010100" = > aluout < = dr1 + (dr1 and (not dr2));
45
          when 100100 =  aluout =  not (dr1 and dr2);
46
          when "000101" = > aluout < = (dr1 or dr2) or (dr1 and dr2) or x "01";
47
          when 010101 = \address{aluout} < (dr1 or dr2) + (dr1 and (not dr2));
48
          when "100101" = > aluout < = not dr2:
49
          when "000110" = > aluout < = dr1-dr2;
50
          when "010110" = > aluout < = dr1-dr2-1:
51
          when "100110" = > aluout < = dr1 xor dr2:
          when "000111" => aluout <= dr1 and (not dr2);
52
53
          when "010111" = > aluout < = (dr1 and (not dr2))-1;
54
          when "100111" = > aluout < = dr1 and (not dr2);
55
          when "001000" = > aluout < = dr1 + (dr1 and dr2) + 1;
          when "011000" = > aluout < = dr1 + (dr1 and dr2);
56
57
          when "101000" = > aluout < = (not dr1)or dr2;
58
          when "001001" = > aluout < = dr1 + dr2 + 1:
59
          when "011001" = > aluout < = dr1 + dr2;
          when "101001" = > aluout < = (dr1 xnor dr2);
60
61
          when "001010" = > aluout < = (dr1 or(not dr2)) + (dr1 and dr2) + 1;
62
          when 011010 = \address{aluout} < (dr1 or(not dr2)) + (dr1 and dr2);
          when "101010" = > aluout < = dr2;
63
64
          when "001011" = > aluout < = dr1 and dr2:
```

```
65
             when "011011" => aluout <= (dr1 and dr2)-1;
  66
             when "101011" => aluout <= dr1 and dr2;
  67
             when "001100" = > aluout < = dr1 + dr1 + 1;
  68
             when "011100" = > aluout < = dr1 or dr1:
  69
             when "101100" => aluout <= x "01";
  70
             when "001101" = > aluout < = (dr1 or dr2) + dr1 + 1;
  71
             when "011101" => aluout <= (dr1 or dr2) + dr1:
  72
             when "101101" => aluout <= dr1 or(not dr2);
  73
             when "001110" = > aluout < = (dr1 or (not dr2)) + dr1 + 1;
  74
             when "011110" = > aluout < = (dr1 or (not dr2)) + dr1;
  75
             when "101110" = > aluout < = dr1 or dr2;
  76
             when "001111" = > aluout < = dr1;
             when "011111" = > aluout < = dr1-1;
  77
  78
             when 101111 => aluout <= dr1;
  79
             when others=>aluout<=x"ff";
  80
          end case;
  81
          end process;
  82
          bus Reg<=k when(sw bus='0' and r4 bus='1' and r5 bus='1' and alu bus='1')else
  83
          r4 when(sw_bus='1' and r4_bus='0' and r5_bus='1' and alu_bus='1')else
  84
          r5 when(sw bus='1' and r4 bus='1' and r5 bus='0' and alu bus='1')else
  85
          aluout when(sw_bus='1' and r4_bus='1' and r5_bus='1' and alu_bus='0')else
86
        d;
87
        d<=bus_Reg when(sw_bus='0' or r4_bus='0' or r5_bus='0' or alu_bus='0')else
88
        (others=>'Z'):
89
        end rtl;
```


二、实验数据记录

(1) 记录波形仿真参数设置(End time 和 Grid size)。






- (2) 记录芯片设置及引脚设置。
- (3) 记录电路初始状态时 input 输入信号设置。



k 置为 00, sw_bus,r4_bus,r5_bus,alu_bus 低电平有效,置为 1111,ldr1、ldr2、ldr4、ldr5 高电平有效,置为 0000, m 置为 0, cn 置为 0.s 置为 0000。

(4) 记录全部实验内容中出现的数据。



0~100ns.设置初始状态:

100~200ns,将外部输入 05 传入总线, 再写入 r1;

200~300ns.将外部输入 0A 传入总线, 再写入 r2;

300~400ns,将 r1 和 r2 中的数据相加,将结果 0F 传入总线再写入 r4:

400~500ns, 将 r1 和 r2 中的数据作((not A)and B)运算,将结果 0A 传入总线再写入 r5:

500~600ns,将 r4 数据写入 r1;

600~700ns, 将 r1 和 r2 中的数据相加,将结果 19H 传入总线再写入 r4;

700~800ns, 将 r4 数据再次写入 r1;

800~900ns, 将 r5 数据写入 r2;

900~1000ns, 将 r1 和 r2 中的数据相减,将结果 0F 传入总线;

1us~1.1us.停机。

三、思考题

- 1) 存入 DR1 或 DR2 的数据如何在总线上显示? 通过 m, cn, s 控制信号控制来输出到总线,如想要展示 DR1 的值,需要将m,cn,s 设置为 101111 即可以在总线上输出;如想要展示 DR2 的值,需要将m,cn,s 设置为 101010 即可以在总线上输出。
- 2) 复合运算时,ALU 运算出的中间结果为什么不能直接存入 DR1 或 DR2? DR1 和 DR2 存储的是最初的原始数据,如果将中间结果继续存到 DR1 或 DR2中,那么在后续想要调用最初的原始数据将会无法调用。
- 3) 计算机中的负数如何表示? 通过符号位的0和1来表示正数和负数。
- 4)74181的功能表中运算+与"加"的区别是什么?+表示逻辑加法运算,"加"表示算数加法运算。
- 5) exp r alu.vhd 中并置运算符&主要作用是什么?

用于连接数据,如 a="01",b="10",那么 c=a&b 的结果就是"0110"。

- 6) exp_s_alu.vhd 代码中为什么要调用 ieee.std_logic_unsigned 库? 为了使用+、-等运算符来简化代码。
- 7) VHDL 语言中如何表示十六进制格式数据? 通过 x "0" 来表示,如 x "0" 即表示十六进制里面的 0。
- 8) 试述使用 8 位运算器如何实现复合运算? 通过 DR1 和 DR2 暂存器来存储中间结果,使用多个时钟周期来实现复杂的复合运算。