ASSIGNMENT - 4

DIGITAL SYSTEMS ES204

Guntas Singh Saran
guntassingh.saran@iitgn.ac.in
22110089

Nihar Shah
nihar.shah@iitgn.ac.in
22110237

ARRAY MULTIPLIER

PART - 1

8-bit Array Multiplier

VERILOG CODE

endmodule

TESTBENCH

```
module testbench;

reg [7 : 0] a, b;
wire [15 : 0] p;

Arrmul obj(.A(a), .B(b), .P(p));

initial begin

// $monitor($time, " A = %d (%b), B = %d (%b), P = %d (%b)",
a, a, b, b, p, p);
    a = 8'b000000110; b = 8'b00000101;
    #50 a = 8'b10010110; b = 8'b01101001;
    #50 a = 8'b11111110; b = 8'b11111111;


// #5 $finish;
end
endmodule
```

CONSTRAINT FILE


```
set_property IOSTANDARD LVCMOS33 [get_ports {A[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[1]}]
```


```
set property IOSTANDARD LVCMOS33 [get ports {P[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[5]}]
set property IOSTANDARD LVCMOS33 [get ports {P[4]}]
set property IOSTANDARD LVCMOS33 [get ports {P[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[2]}]
set property IOSTANDARD LVCMOS33 [get ports {P[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[0]}]
set_property PACKAGE_PIN R2 [get_ports {A[3]}]
set property PACKAGE PIN T1 [get ports {A[2]}]
set property PACKAGE PIN U1 [get ports {A[1]}]
set_property PACKAGE_PIN W2 [get_ports {A[0]}]
set_property PACKAGE_PIN R3 [get_ports {B[3]}]
set_property PACKAGE_PIN T2 [get_ports {B[2]}]
set property PACKAGE PIN T3 [get ports {B[1]}]
set property PACKAGE PIN V2 [get ports {B[0]}]
set property PACKAGE_PIN V14 [get_ports {P[7]}]
set_property PACKAGE_PIN U14 [get_ports {P[6]}]
set_property PACKAGE_PIN U15 [get_ports {P[5]}]
set property PACKAGE PIN W18 [get ports {P[4]}]
set_property PACKAGE_PIN V19 [get_ports {P[3]}]
set property PACKAGE PIN U19 [get ports {P[2]}]
set property PACKAGE PIN E19 [get ports {P[1]}]
set_property PACKAGE_PIN U16 [get_ports {P[0]}]
```

RESULTS OF SIMULATION OF 8-Bit ARRAY MULTIPLIER




POWER UTILIZATION REPORTS





FPGA IMPLEMENTATION

A = 4'b1111 (15), B = 4'b1111 (15), P = 8'b11100001 (225)




A = 4'b1010 (10), B = 4'b0111 (7), P = 8'b01000110 (70)



A = 4'b0010 (2), B = 4'b0111 (7), P = 8'b00001110 (14)



A = 4'b1000 (8), B = 4'b0010 (2), P = 8'b00010000 (16)



BINARY MULTIPLIER

PART - 2

8-bit Binary (Shift - Add) Multiplier.

VERILOG CODE

```
`timescale 1ns / 1ps
module bin mul(Multiplicand, Multiplier, P);
parameter N = 4;
input [N - 1 : 0] Multiplicand, Multiplier;
output reg [2 * N - 1 : 0] P;
reg [2 * N - 1 : 0] MultiplicandC;
reg [2 * N - 1 : 0] MultiplierC;
integer i;
always @(*) begin
    P = 0;
    MultiplicandC = Multiplicand;
    MultiplierC = Multiplier;
    for (i = 0; i < N; i = i + 1) begin
        if (MultiplierC[0] == 1) begin
            P = P + MultiplicandC;
        end
        MultiplicandC = MultiplicandC << 1;</pre>
        MultiplierC = MultiplierC >> 1;
    end
end
endmodule
```

TESTBENCH

```
module testbench;
reg [7 : 0] a, b;
wire [15 : 0] p;
bin mul obj(.Multiplicand(a), .Multiplier(b), .P(p));
initial begin
    monitor(\$time, "A = \%d(\%b), B = \%d(\%b), P = \%d(\%b)", a,
a, b, b, p, p);
    a = 8'b000000000; b = 8'b0000000000;
    #100 a = 8'b00000110; b = 8'b00000101;
    #100 a = 8'b10010110; b = 8'b01101001;
    #100 a = 8'b11011010; b = 8'b00110101;
    #100 a = 8'b111111110; b = 8'b111111111;
    #100 a = 8'b111111111; b = 8'b111111111;
    #100 $finish;
end
endmodule
```

CONSTRAINT FILE


```
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplicand[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplicand[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplicand[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplicand[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplier[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplier[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplier[1]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {Multiplier[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {P[0]}]
set_property PACKAGE_PIN R2 [get_ports {Multiplicand[3]}]
set_property PACKAGE_PIN T1 [get_ports {Multiplicand[2]}]
set_property PACKAGE_PIN U1 [get_ports {Multiplicand[1]}]
set_property PACKAGE_PIN W2 [get_ports {Multiplicand[0]}]
set_property PACKAGE_PIN R3 [get_ports {Multiplier[3]}]
set_property PACKAGE_PIN T2 [get_ports {Multiplier[2]}]
set_property PACKAGE_PIN T3 [get_ports {Multiplier[1]}]
set_property PACKAGE_PIN V2 [get_ports {Multiplier[0]}]
set_property PACKAGE_PIN V14 [get_ports {P[7]}]
set_property PACKAGE_PIN U14 [get_ports {P[6]}]
set_property PACKAGE_PIN U15 [get_ports {P[5]}]
set_property PACKAGE_PIN W18 [get_ports {P[4]}]
set_property PACKAGE_PIN V19 [get_ports {P[3]}]
set_property PACKAGE_PIN U19 [get_ports {P[2]}]
set_property PACKAGE_PIN E19 [get_ports {P[1]}]
set_property PACKAGE_PIN U16 [get_ports {P[0]}]
```

RESULTS OF SIMULATION OF 8-Bit BINARY MULTIPLIER


Binmul.v × Testbench.v × testbench_behav.wcfg ×													
60.820 ns													
Name	Value	0.000 ns 50	.000 ns	100.000 ns	150.000 ns	200.000 ns	250.000 ns	300.000 ns	350.000 ns	400.000 ns	450.000 ns	500.000 ns	550.000
> W a[7:0	0	Ō		6		150		218		254		2:	55
> W b[7:	0	Ö		5		105		53		255			
> 🚳 p[]	0	0		30		15750		11554		64770		65025	

POWER UTILIZATION REPORTS




FPGA IMPLEMENTATION

A = 4'b1011 (11), B = 4'b1101 (13), P = 8'b10001111 (143)



A = 4'b0110 (6), B = 4'b1001 (9), P = 8'b00110110 (54)



A = 4'b1111 (15), B = 4'b1010 (10), P = 8'b10010110 (150)

