



# FPGA Implementation of 32-bit FSM-based Multi-State MIPS Processor

**ES215** - Computer Organization and Architecture


## **TEAM - 22 ALUminati**

**Guntas Singh Saran** (22110089)

**Hrriday V. Ruparel** (22110099)

**Kishan Ved** (22110122)


**Pranav Patil** (22110199)



Indian Institute of Technology Gandhinagar  
Palaj, Gujarat - 382355

Source: <https://github.com/guntas-13/mips-processor-basys3>

# Multi-Cycle? Multi-State?



Here Stage (ID) itself is a State

1 Stage (IF) composed of 4 states

# Multi-Cycle? Multi-State?

**Memory => Stage**  
**Made up of 4 States**

**Clock Cycle T<sub>c</sub> is**  
**then the time of**  
***longest state* made of**  
**combinational circuit**


```
case(state)
    IDLESRC: begin
        if (top_en) state <= FETCH;
        else state <= IDLESRC;
    end
    FETCH: begin
        state <= RED1;
        mem_en <= 1;
        mem_ren <= 1;
        mem_wen <= 0;
        mem_addr <= pc[15:0];
        IF <= 1;
        EX <= 0;
        MEM <= 0;
        WB <= 0;
        JU <= 0;
        BR <= 0;
        SK <= 0;
    end
    RED1: begin
        state <= RED2;
    end
    RED2: begin
        state <= RED3;
    end
    RED3: begin
        state <= DECODE;
        instr_reg <= mem_dout;
    end
```

# Processor Specification


- Clock-edge and Control signal triggered states
- **FSM-based** processor implementation with each stage composed of one or more states
- Every state has a **combinatorial circuit** made of modules
- **Integer Register** Operations
- **Word-Addressing** (So no byte-level index)
- 2's complement System
- Register File on LUTs while Memory on BRAM
- Modules as mentioned in the slides ahead
- All 32 **Registers** as specified by MIPS

# Our ISA


Instruction	Format	Operation
sll \$rd, \$rt, shamt	R-Type	$R[\$rd] \leftarrow R[\$rt] \ll shamt$
srl \$rd, \$rt, shamt	R-Type	$R[\$rd] \leftarrow R[\$rt] \gg shamt$
add \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow R[\$rs] + R[\$rt]$
sub \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow R[\$rs] - R[\$rt]$
and \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow R[\$rs] \& R[\$rt]$
or \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow R[\$rs]   R[\$rt]$
nor \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow \sim (R[\$rs]   R[\$rt])$
slt \$rd, \$rs, \$rt	R-Type	$R[\$rd] \leftarrow (R[\$rs] < R[\$rt])$
slti \$rt, \$rs, imm	I-Type	$R[\$rt] \leftarrow (R[\$rs] < \text{SignExt}(imm))$
addi \$rt, \$rs, imm	I-Type	$R[\$rt] \leftarrow R[\$rs] + \text{SignExt}(imm)$
andi \$rt, \$rs, imm	I-Type	$R[\$rt] \leftarrow R[\$rs] \& \text{ZeroExt}(imm)$
ori \$rt, \$rs, imm	I-Type	$R[\$rt] \leftarrow R[\$rs]   \text{ZeroExt}(imm)$
lw \$rt, imm(\$rs)	I-Type	$R[\$rt] \leftarrow \text{Mem}[R[\$rs] + \text{SignExt}(imm)]$
sw \$rt, imm(\$rs)	I-Type	$\text{Mem}[R[\$rs] + \text{SignExt}(imm)] \leftarrow R[\$rt]$
beq \$rs, \$rt, imm	I-Type	$\begin{aligned} &\text{if } (R[\$rs] == R[\$rt]) \\ &PC \leftarrow PC + 1 + (\text{SignExt}(imm)) \end{aligned}$
j address	J-Type	$PC \leftarrow \{PC[31:26], address\}$
jal address	J-Type	$\begin{aligned} &R[31] \leftarrow PC + 1 \\ &PC \leftarrow \{PC[31:26], address\} \end{aligned}$
mult \$rs, \$rt	R-Type	$\{HI, LO\} \leftarrow R[\$rs] * R[\$rt]$
div \$rs, \$rt	R-Type	$\begin{aligned} LO &\leftarrow R[\$rs] / R[\$rt] \\ HI &\leftarrow R[\$rs] \% R[\$rt] \end{aligned}$
jr \$rs	R-Type	$PC \leftarrow R[\$rs]$
mfhi \$rd	R-Type	$R[\$rd] \leftarrow HI$
mflo \$rd	R-Type	$R[\$rd] \leftarrow LO$



# BRAM Setup




# BRAM Read




# Versions of our Processor

1. **V1.0:** Uses done and complex sequential logic for feedback based FSM. Each module (except MEM) have clk and done signal.  
**Simulation-ready code.**
2. **V1.1:** Simple optimization. en on posedge and done checking on negedge (instead of posedge). **Simulation-ready code.**
3. **V2.0:** Stable extension of [mips\\_v1](#) for FPGA implementation . Factorial of 7 works on this.
4. **V2.1:** Unstable and incomplete extension of [mips\\_v1.1](#) for FPGA implementation. Multiple Driven nets issue at en of all modules. **Fix:** Add mux at each en that selects which clock edge will drive the en (sel = clk, 0 - negedge, 1 - posedge).
5. **V3.0:** Unstable extension of [mips\\_v2](#). Kishan's attempt to remove done signals and simplify sequential logic. **Simulation not run.**
6. **V3.1: (Multi-State Processor - Each state takes exactly 1 clock cycle)** Stable extension of [mips\\_v2](#) with successful removal of done signals and simplification of modules to combinatorial blocks (without clk). Further optimized the memory read states and reduced the overall clock cycles by 1 for memory read. But now, decode consumes 2 clock cycles.



# Versions of our Processor



← mips\_v1.0

Each State takes one CYCLE


Each State takes two CYCLES

mips\_v3.0 →




# The State Machine & Path Index

mips\_v2.0




# Modules

## BRAM Memory Read-Write Module





## Register File




# Modules

## DECODER-CONTROL MODULE

### JUMP MODULE




### BRANCH MODULE



# Modules

## ALU



```
parameter ADD    = 4'b0000;  
parameter SUB    = 4'b0001;  
parameter AND    = 4'b0010;  
parameter OR     = 4'b0011;  
parameter NOR    = 4'b0100;  
parameter SLT    = 4'b0101;  
parameter SLL    = 4'b0110;  
parameter SRL    = 4'b0111;  
parameter MULT   = 4'b1000;  
parameter DIV    = 4'b1001;
```

# MIPS Parser and COE Generator


```
main: lw $a0, 0($gp)
jal fact
sw $v0, 1($gp)
sysend
fact: addi $sp, $sp, -2
sw $ra, 1($sp)
sw $a0, 0($sp)
slti $t0, $a0, 1
beq $t0, $zero, L1
addi $v0, $zero, 1
addi $sp, $sp, 2
jr $ra
L1: addi $a0, $a0, -1
jal fact
lw $a0, 0($sp)
lw $ra, 1($sp)
addi $sp, $sp, 2
mult $a0, $v0
mflo $v0
jr $ra
```

# mips\_instructions.txt


# mips\_machine\_code.txt

**data.coe**


# FPGA with Memory Mapped I/O and States Defined



# Demonstration (Factorial)




$$0(\$gp) \rightarrow 1$$




$$1(\$gp) \rightarrow 1! = 1$$

# Demonstration (Fibonacci)



$0(\$gp) \rightarrow 22$



$21(\$gp) \rightarrow \text{Fib}(21) = 6765$

# Demonstration Videos

FPGA Implemented FSM-Based Multi-State MIPS Processor [Factorial Code]

## FPGA Implementation of 32-bit FSM-based Multi-State MIPS Processor


ES215 - Computer Organization and Architecture

**TEAM - 22 ALUMInati**

Guntas Singh Saran (22110089)  
Hrriday V. Ruparel (22110099)  
Kishan Ved (22110122)  
Pranav Patil (22110199)

Indian Institute of Technology Gandhinagar  
Palaj, Gujarat - 382355

Watch on  [YouTube](https://www.youtube.com/watch?v=jQQQIGTQDpc)



FPGA Implemented FSM-Based Multi-State MIPS Processor [Fibonacci Code]

## FPGA Implementation of 32-bit FSM-based Multi-State MIPS Processor


ES215 - Computer Organization and Architecture

**TEAM - 22 ALUMInati**

Guntas Singh Saran (22110089)  
Hrriday V. Ruparel (22110099)  
Kishan Ved (22110122)  
Pranav Patil (22110199)

Indian Institute of Technology Gandhinagar  
Palaj, Gujarat - 382355

Watch on  [YouTube](https://www.youtube.com/watch?v=N_pT4MgwUFg)



<https://www.youtube.com/watch?v=jQQQIGTQDpc>

[https://www.youtube.com/watch?v=N\\_pT4MgwUFg](https://www.youtube.com/watch?v=N_pT4MgwUFg)

# **THANK YOU**


## **TEAM - 22 ALUminati**

**Guntas Singh Saran** ([guntassingh.saran@iitgn.ac.in](mailto:guntassingh.saran@iitgn.ac.in))

**Hrriday V. Ruparel** ([hrriday.ruparel@iitgn.ac.in](mailto:hrriday.ruparel@iitgn.ac.in))

**Kishan Ved** ([kishan.ved@iitgn.ac.in](mailto:kishan.ved@iitgn.ac.in))

**Pravav Patil** ([pranav.patil@iitgn.ac.in](mailto:pranav.patil@iitgn.ac.in))



Indian Institue of Technology Gandhinagar  
Palaj, Gujarat - 382355