18-640 Foundations of Computer Architecture

Project 5 Overview

Mridula November 19, 2014

Contents

- Overview
- •GPGPU-Sim Brief overview
- •CUDA Programming model Recap
- Tasks
- Deadline
- Resources

Overview

- Optional Project Grading will be equally distributed amongst all team members.
- 2. Students interested in doing the project can form new teams, if required.
- 3. Create your teams in https://docs.google.com/a/west.cmu.

edu/spreadsheets/d/1dKhihPNXMmXcOzCOUIwo5eKZ9jLTbyC7oXla11tVxh8/edit#gid=0 before 11:59 pm on 11/21/2014.


Tasks

- Setup GPGPU-Sim
- 2. Analyze given matrix multiplication program
- 3. Optimize the matrix multiplication program

GPGPU-Sim - A brief overview

- GPGPU-Sim A cycle-level GPU performance simulator that focuses on "GPU computing" Runs unmodified CUDA applications
- 2. Simulates:
 - a.Timing model relevant to gpu kernel
 - b.Functional model for virtual ISA (PTX Parallel thread execution) and Native ISA (SASS)
- c. Power model for the computation part of the GPU kernel which estimates power according to timing behavior

GPU Microarchitecture modeled by GPGPU-Sim



GPUWattch Power modeling

- 1. GPUWattch An architectural-level power model for GPGPUs integrated with GPGPU-Sim
- 2. Models static power and dynamic power

GPGPU-Sim determines

- Which units are accessed
- How many times they are accessed

GPUWattch provides


Per access energy of each unit

Kernels - Functions that are executed in parallel by huge number of threads


```
Eg:
// Kernel definition
__global___ void Add(float* A, float* B, float* C)
{
   int i = threadIdx.x;
   C[i] = A[i] + B[i];
}
int main()
{
   ...
// Kernel invocation with N threads
   Add<<<1, N>>>(A, B, C);
   ...
}
```

From:: http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#ixzz3JXXu0cBD


Organization of Threads



Memory model



CUDA Memory hierarchy



```
// Device code
__global__ void VecAdd(float* A, float* B, float* C, int N){
  int i = blockDim.x * blockIdx.x + threadIdx.x;
  if (i < N)
     C[i] = A[i] + B[i];
}</pre>
```

```
int main()
  int N = 32;
  size_t size = N * sizeof(float);
  // Allocate input vectors h_A and h_B in host memory
  float* h A = (float*)malloc(size);
  float* h B = (float*)malloc(size);
 // Initialize the vectors
```

11/19/2014

```
// Allocate vectors in device memory
float* d A;
cudaMalloc(&d A, size);
float* d B;
cudaMalloc(&d B, size);
float* d C;
cudaMalloc(&d C, size);
// Copy vectors from host memory to device memory
cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
```

```
// Invoke kernel
  int threadsPerBlock = 256;
  int blocksPerGrid = (N + threadsPerBlock - 1) / threadsPerBlock;
  VecAdd<<<bloomblocksPerGrid, threadsPerBlock>>>(d_A, d_B, d_C, N);
 // Copy result from device memory to host memory
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
 // Free device memory
  cudaFree(d A);
  cudaFree(d B);
  cudaFree(d C);
 //Free host memory
Read more at: http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#ixzz3JXcx5H1u
```

Tasks

Task 1: Install GPGPU-Sim

- Detailed instructions are provided in the handout.
- Contact TA for any issues during installation.
- Currently, GPGPU-Sim can only be installed on a linux machine (preferably Ubuntu).

Tasks

Task 2: Analyze CUDA Matrix-multiplication application

- We have provided you a basic unoptimized version of matrix multiplication application.
- Copy config files from GPGPU-Sim (as described in handout)
- Compile and run the program
- Vary the parameters in the config file(number of registers, size of shared memory etc) and source code(block size, grid size etc) and observe the effect on performance and power

Tasks

Task 3: Optimize the matrix multiplication program

- Use atleast 2 optimization techniques to make the program run faster (Difference in speed is usually observed for large input matrices)
- Hint: Some techniques used in Project 4 could be helpful
- Optimize memory usage and instruction usage for better performance.
- Use your knowledge about thread hierarchy organization to maximize throughput.

Deadline

12/8/2014 11:59 pm EST

11/19/2014

Resources

- http://gpuwattch.ece.utexas.edu/
- http://gpuwattch.ece.utexas.edu/resources/workshop/ispass-2013/slides/ISPASS Tutorial GPGPUSIM.pdf
- http://gpgpu-sim.org/manual/index.php/GPGPU-Sim 3.x Manual
- http://docs.nvidia.com/cuda/cuda-c-programmingguide/#axzz3JXWE
- http://docs.nvidia.com/cuda/cuda-c-best-practicesguide/#axzz3JXWEdhKg