18-640 Foundations of Computer Architecture

Lecture 2: "Review of Pipelined Processor Design"

John Paul Shen August 28, 2014

- Required Reading Assignment:
 - Chapter 2 of Shen and Lipasti (SnL).
- Recommended Reference:
 - "Optimum Power/Performance Pipeline Depth" by A. Hartstein and Thomas R. Puzak, MICRO 2003.



8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 1

18-640 Foundations of Computer Architecture

Lecture 2: "Review of Pipelined Processor Design"


- A. Pipelining Fundamentals
- B. Pipelined Processor Organization
 - a. Balancing Pipe Stages
 - b. Unifying Instruction Types
 - c. Resolving Pipeline Hazards
- C. Pipelined Processor Performance
 - a. ALU Instruction Interlock & Penalty
 - b. Load Instruction Interlock & Penalty
 - c. Branch Instruction Interlock & Penalty


ENGINEERING

Carnegie Mellon University 2

8/28/2014 (© J.P. Shen)

18-640 Lecture 2





A. Pipelining Fundamentals

- Motivation:
 - Increase throughput with little increase in hardware.

Bandwidth or Throughput = Performance


- Bandwidth (BW) = no. of tasks/unit time
- For a system that operates on one task at a time:
 - BW = 1/delay (latency)
- BW can be increased by pipelining if many operands exist which need the same operation, i.e. many repetitions of the same task are to be performed.
- Latency required for each task remains the same or may even increase slightly.

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 5


Ideal Pipelining Illustrated



- Bandwidth increases linearly with pipeline depth
- Latency increases by latch delays

8/28/2014 (© J.P. Shen)

18-640 Lecture 2




Example: Integer Multiplier


Configuration	Delay	MPS	Area (FF/wiring)	Area Increase
Combinational	3.52ns	284	7535 (/1759)	
2 Stages	1.87ns	534 (1.9x)	8725 (1078/1870)	16%
4 Stages	1.17ns	855 (3.0x)	11276 (3388/2112)	50%
8 Stages	0.80ns	1250 (4.4x)	17127 (8938/2612)	127%

- Pipeline efficiency
 - 2-stage: nearly double throughput; marginal area cost
 - 4-stage: 75% efficiency; area still reasonable
 - 8-stage: 55% efficiency; area more than doubles
- Tools: Synopsys DC/LSI Logic 110nm gflxp ASIC

8/28/2014 (© J.P. Shen)

18-640 Lecture 2






Cost/Performance Trade-off

[Peter M. Kogge, 1981]

Cost/Performance:

$$C/P = [Lk + G] / [1/(T/k + S)] = (Lk + G) (T/k + S)$$

= LT + GS + LSk + GT/k



Optimal Cost/Performance: find min. C/P w.r.t. choice of k


$$\frac{d}{dk} \left(\frac{Lk+G}{\frac{1}{k}+S} \right) = 0 + 0 + LS - \frac{GT}{k^2}$$

$$LS - \frac{GT}{k^2} = 0$$

$$k_{opt} = \sqrt{\frac{GT}{LS}}$$

8/28/2014 (© J.P. Shen)

18-640 Lecture 2



Pipelining Idealistic Assumptions

Uniform Sub-computations

The computation to be pipelined can be evenly partitioned into uniformlatency sub-operations

Repetition of Identical Computations

The same computations are to be performed repeatedly on a large number of different inputs

• Repetition of Independent Computations

All the repetitions of the same computation are mutually independent, i.e. no data dependence and no resource conflicts

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University

Instruction Pipeline Design

- Uniform Sub-computations ... NOT!
 - ⇒ balancing pipeline stages
 - stage quantization to yield balanced pipe stages
 - minimize internal fragmentation (some waiting stages)
- Identical Computations ... NOT!
 - ⇒ unifying instruction types
 - coalescing instruction types into one multi-function pipe
 - minimize external fragmentation (some idling stages)
- Independent Computations ... NOT!
 - ⇒ resolving pipeline hazards
 - inter-instruction dependence detection and resolution
 - minimize performance lose due to pipeline stalls

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Instruction Pipelining

- The "computation" to be pipelined.
 - Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Operand(s) Fetch (OF)
 - Instruction Execution (EX)
 - Operand Store (OS)
 - Update Program Counter (PC)

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 15

A Generic Processor Pipeline Instruction IF Fetch 2. Instruction ID Decode 3. Operand OF Fetch 4. Instruction EX **Execute** 5. Operand OS Store • Based on "obvious" subcomputations 8/28/2014 (© J.P. Shen) 18-640 Lecture 2 Carnegie Mellon University 16


B.a. Balancing Pipeline Stages

- Two Methods for Stage Quantization:
 - Merging of multiple sub-computations into one.
 - Subdividing a sub-computation into multiple sub-computations.
- Recent Trends:
 - Deeper pipelines with more and more stages.
 - Multiplicity of different sub-pipelines.
 - Pipelining of memory access becomes tricky.

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 17



B.b. Unifying Instruction Types

Procedure:

- 1. Classification of Instruction Types: Analyze the sequence of register transfers required by each instruction type.
- 2. Coalescing Resource Requirements: Find commonality across instruction types and merge them to share the same pipeline stage and hardware resource.
- 3. <u>Instruction Pipeline Implementation</u>: If there exists flexibility, shift or reorder some register transfers to facilitate further merging.

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

ALU Instruction Specification

Generic	1. ALU Instruction T	ype:
subcomputations	Integer instruction	Floating-point instruction
IF	- Fetch instruction (access I-cache)	- Fetch instruction (access I-cache)
ID	- Decode instruction	- Decode instruction
OF	- Access register file	- Access FP register file
EX	- Perform ALU operation	- Perform FP operation
os	- Write back to reg. file	- Write back to FP reg. file


8/28/2014 (© J.P. Shen) 18-640 Lecture 2 **Carnegie Mellon University** 21

Memory Instruction Specification

Generic	2. Load/Store Instruction	Type:
subcomputations	Load instruction	Store instruction
IF	- Fetch instruction (access I-cache)	- Fetch instruction (access I-cache)
ID	- Decode instruction	- Decode instruction
OF	- Access register file (base address) - Generate effective address (base + offset) - Access (read) memory location (D-cache)	- Access register file (register operand, and base address)
EX	-	-
os	- Write back to reg. file	- Generate effective address (base + offset) - Access (write) memory location (D-cache)

8/28/2014 (© J.P. Shen) 18-640 Lecture 2 **Carnegie Mellon University** 22


Generic	3. Branch Instruction T	ype:
subcomputations	Jump (uncond.) instruction	Conditional branch instr.
IF	- Fetch instruction (access I-cache)	- Fetch instruction (access I-cache)
ID	- Decode instruction	- Decode instruction
OF	- Access register file (base address) - Generate effective address (base + offset)	- Access register file (base address) - Generate effective address (base + offset)
EX	-	- Evaluate branch condition
OS	- Update program counter with target address	- If condition is true, update program count with target address





18-640 Lecture 2

Carnegie Mellon University

8/28/2014 (© J.P. Shen)









Pipelining Idealistic Assumptions

- ☑ Uniform subcomputations
 - Can pipeline into stages with equal delay
 - Balance pipeline stages
- ☑ Identical computations
 - Can fill pipeline with identical work
 - Unify instruction types
- Independent computations
 - No relationships between work units
 - Resolve Pipeline Hazards
 - Minimize pipeline stalls

8/28/2014 (© J.P. Shen)

18-640 Lecture 2





Example: Quick Sort for MIPS

```
bge
                                    $10,
                                          $9,
                                                L2
                     mul
                                          $10,
                                                $15
                     addu
                                    $24,
                                          $6,
                     lw
                                    $25, 0($24)
                     mul
                                    $13,
                                          $8,
                     addu
                                    $14, $6,
                                                $13
                     lw
                                    $15, 0($14)
                                    $25, $15, L2
                     bge
              L1:
                                    $10, $10, 1
                     addu
              L2:
                     addu
                                    $11, $11,
                                                 -1
                         for (;(j<high)&&(array[j]<array[low]);++j);</pre>
                         10 = j; 9 = high; 6 = array; 8 = low
8/28/2014 (© J.P. Shen)
                                           18-640 Lecture 2
                                                                        Carnegie Mellon University 31
```

B.c. Resolving Pipeline Hazards

Pipeline Hazards:

- Potential violations of program dependences
- Must ensure program dependences are not violated

Hazard Resolution:

- Static Method: Performed at compiled time in software
- Dynamic Method: Performed at run time using hardware

• Pipeline Interlock:

- Hardware mechanisms for dynamic hazard resolution
- Must detect and enforce dependences at run time

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Pipeline Hazards

- Necessary conditions:
 - WAR: write stage earlier than read stage
 - Is this possible in IF-ID-RD-ALU-MEM-WB?
 - WAW: write stage earlier than write stage
 - Is this possible in IF-ID-RD-ALU-MEM-WB?
 - RAW: read stage earlier than write stage
 - Is this possible in IF-ID-RD-ALU-MEM-WB?
- If conditions not met, no need to resolve
- Check for both register and memory

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 33

Hazards due to Memory Data Dependences

Pipe Stage	ALU Inst.	Load inst.	Store inst.	Branch inst.
1. IF	I-cache PC <pc+4< th=""><th>I-cache PC<pc+4< th=""><th>I-cache PC<pc+4< th=""><th>I-cache PC<pc+4< th=""></pc+4<></th></pc+4<></th></pc+4<></th></pc+4<>	I-cache PC <pc+4< th=""><th>I-cache PC<pc+4< th=""><th>I-cache PC<pc+4< th=""></pc+4<></th></pc+4<></th></pc+4<>	I-cache PC <pc+4< th=""><th>I-cache PC<pc+4< th=""></pc+4<></th></pc+4<>	I-cache PC <pc+4< th=""></pc+4<>
2. ID	decode	decode	decode	decode
3. RD	read reg.	read reg.	read reg.	read reg.
4. ALU	ALU op.	addr. gen.	addr. gen.	addr. gen. cond. gen.
5. MEM		read mem.	write mem.	PC<-br. addr.
6. WB	write reg.	write reg.		

8/28/2014 (© J.P. Shen)

18-640 Lecture 2


Carnegie Mellon University 35

Hazards due	azards due to Register Data Dependences					
Pipe Stage	ALU Inst.	Load inst.	Store inst.	Branch inst.		
1. IF	I-cache PC <pc+4< td=""><td>I-cache PC<pc+4< td=""><td>I-cache PC<pc+4< td=""><td>I-cache PC<pc+4< td=""></pc+4<></td></pc+4<></td></pc+4<></td></pc+4<>	I-cache PC <pc+4< td=""><td>I-cache PC<pc+4< td=""><td>I-cache PC<pc+4< td=""></pc+4<></td></pc+4<></td></pc+4<>	I-cache PC <pc+4< td=""><td>I-cache PC<pc+4< td=""></pc+4<></td></pc+4<>	I-cache PC <pc+4< td=""></pc+4<>		
2. ID	decode	decode	decode	decode		
3. RD	read reg.	read reg.	read reg.	read reg.		
4. ALU	ALU op.	addr. gen.	addr. gen.	addr. gen. cond. gen.		
5. MEM		read mem.	write mem.	PC<-br. addr.		
6. WB	write reg.	write reg.				

Haza	Hazards due to Control Dependences				
	Pipe Stage	ALU Inst.	<u>Load</u> inst.	Store inst.	Branch inst.
	1. IF	I-cache	I-cache	I-cache	I-cache
		PC <pc+4< td=""><td>PC<pc+4< td=""><td>PC<pc+4< td=""><td>PC<pc+4< td=""></pc+4<></td></pc+4<></td></pc+4<></td></pc+4<>	PC <pc+4< td=""><td>PC<pc+4< td=""><td>PC<pc+4< td=""></pc+4<></td></pc+4<></td></pc+4<>	PC <pc+4< td=""><td>PC<pc+4< td=""></pc+4<></td></pc+4<>	PC <pc+4< td=""></pc+4<>
	2. ID	decode	decode	decode	decode
	3. RD	read reg.	read reg.	read reg.	read reg.
	4. ALU	ALU op.	addr. gen.	addr. gen.	addr. gen. cond. gen.
	5. MEM		read mem.	write mem.	PC<-br. addr.
	6. WB	write reg.	write reg.		
8/28/2014 (©	J.P. Shen)		18-640 Lecture 2		Carnegie Mellon University 36

18-640 Lecture 2

8/28/2014 (© J.P. Shen)





Dealing with Data Hazards


- Must first detect RAW hazards
 - Compare read register specifiers for newer instructions with write register specifiers for older instructions
 - Newer instruction in ID; older instructions in EX, MEM
- Resolve hazard dynamically
 - Stall or forward
- Not all hazards because
 - No register written (store or branch)
 - No register is read (e.g. addi, jump)
 - Do something only if necessary
 - Use special encodings for these cases to prevent spurious detection


8/28/2014 (© J.P. Shen)

18-640 Lecture 2











Branch Inst	ruction I	Hazards		
<u>Pipe Stage</u>	ALU Inst.	Load inst.	Store inst.	Branch inst.
1. IF	I-cache PC <pc+4< td=""><td>I-cache PC+PC+4</td><td>I-cache PC PC+4</td><td>I-cache PCEPC+4</td></pc+4<>	I-cache PC+PC+4	I-cache PC PC+4	I-cache PCEPC+4
2. ID	decode	decode	decode	deco <mark>d</mark> e
3. RD	read reg.	read reg.	read reg.	read reg.
4. ALU	ALU op.	addr. gen.	addr. gen.	addr. gen.
				cond. gen.
5. MEM		read mem.	write mem.	PC-t-br. addr.
6. WB	write reg.	write reg.		
8/28/2014 (© J.P. Shen)		18-640 Lecture 2	2	Carnegie Mellon University 4





Penalties Due to Stalling for RAW

Leading Inst _i	ALU	Load	Branch
Trailing Inst _j	ALU, L/S, Br.	ALU, L/S, Br.	ALU, L/S, Br.
Hazard register	Int. Reg. (Ri)	Int. Reg. (Ri)	PC
Register WRITE stage (i)	WB (stage 6)	WB (stage 6)	MEM (stage 5)
Register READ stage (j)	RD (stage 3)	RD (stage 3)	IF (stage 1)
RAW distance or penalty:	3 cycles	3 cycles	4 cycles


8/28/2014 (© J.P. Shen)


18-640 Lecture 2


Penalties with Forwarding Paths

Leading Inst _i	ALU	Load	Branch
Trailing Inst _j	ALU, L/S, Br.	ALU, L/S, Br.	ALU, L/S, Br.
Hazard register	Int. Reg. (Ri)	Int. Reg. (Ri)	PC
Register WRITE stage (i)	WB (stage 6)	WB (stage 6)	MEM (stage 5)
Register READ stage (j)	RD (stage 3)	RD (stage 3)	IF (stage 1)
Forward from outputs of:	ALU,MEM,WB	MEM,WB	MEM
Forward to input of:	ALU	ALU	IF
RAW distance or penalty:	0 cycles	1 cycles	4 cycles

8/28/2014 (© J.P. Shen) 18-640 Lecture 2 **Carnegie Mellon University** 47







IBM RISC Experience [Agerwala and Cocke 1987]

- Internal IBM study: Limits of a scalar pipeline?
- Memory Bandwidth
 - Fetch 1 instr/cycle from I-cache
 - 40% of instructions are load/store (D-cache)
- Code characteristics (dynamic)
 - Loads 25%
 - Stores 15%
 - ALU/RR 40%
 - Branches 20%
 - 1/3 unconditional (always taken
 - 1/3 conditional taken, 1/3 conditional not taken

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 51

IBM Experience

- Cache Performance
 - Assume 100% hit ratio (upper bound)
 - Cache latency: I = D = 1 cycle default
- Load and branch scheduling
 - Loads
 - 25% cannot be scheduled (delay slot empty)
 - 65% can be moved back 1 or 2 instructions
 - 10% can be moved back 1 instruction
 - Branches
 - Unconditional 100% schedulable (fill one delay slot)
 - Conditional 50% schedulable (fill one delay slot)

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

CPI Optimizations

- Goal and impediments
 - CPI = 1, prevented by pipeline stalls
- No cache bypass of RF, no load/branch scheduling
 - Load penalty: 2 cycles: 0.25 x 2 = 0.5 CPI
 - Branch penalty: 2 cycles: $0.2 \times 2/3 \times 2 = 0.27$ CPI
 - Total CPI: 1 + 0.5 + 0.27 = 1.77 CPI
- Bypass, no load/branch scheduling
 - Load penalty: 1 cycle: 0.25 x 1 = 0.25 CPI
 - Total CPI: 1 + 0.25 + 0.27 = 1.52 CPI

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University 53

More CPI Optimizations

- Bypass, scheduling of loads/branches
 - Load penalty:
 - 65% + 10% = 75% moved back, no penalty
 - 25% => 1 cycle penalty
 - 0.25 x 0.25 x 1 = 0.0625 CPI
 - Branch Penalty
 - 1/3 unconditional 100% schedulable => 1 cycle
 - 1/3 cond. not-taken, => no penalty (predict not-taken)
 - 1/3 cond. Taken, 50% schedulable => 1 cycle
 - 1/3 cond. Taken, 50% unschedulable => 2 cycles
 - $0.25 \times [1/3 \times 1 + 1/3 \times 0.5 \times 1 + 1/3 \times 0.5 \times 2] = 0.167$
- Total CPI: 1 + 0.063 + 0.167 = 1.23 CPI

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Simplify Branches

- Assume 90% can be PC-relative
 - No register indirect, no register access
 - Separate adder (like MIPS R3000)
 - Branch penalty reduced
- Total CPI: 1 + 0.063 + 0.085 = 1.15 CPI = 0.87 IPC

PC-relative	Schedulable	Penalty
Yes (90%)	Yes (50%)	0 cycle
Yes (90%)	No (50%)	1 cycle
No (10%)	Yes (50%)	1 cycle
No (10%)	No (50%)	2 cycles

15% Overhead

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University

Limits of Pipelining

- IBM RISC Experience
 - Control and data dependences add 15%
 - Best case CPI of 1.15, IPC of 0.87
 - Deeper pipelines (higher frequency) magnify dependence penalties
- This analysis assumes 100% cache hit rates
 - Hit rates approach 100% for some programs
 - Many important programs have much worse hit rates

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Processor Performance

Time 1/Processor Performance = **Program** Instructions Cycles **Program** Cvcle (path length) (CPI) (cycle time)

- In the 1980's (decade of pipelining):
 - CPI: 5.0 => 1.15
- In the 1990's (decade of superscalar):
 - CPI: 1.15 => 0.5 (best case)
- In the 2000's (decade of multicore):
 - Core CPI unchanged; chip CPI scales with #cores

8/28/2014 (© J.P. Shen)

18-640 Lecture 2

Carnegie Mellon University

Limitations of (Scalar) Pipelined Processors

- Inefficiencies of Very Deep pipelines
 - Clocking overheads Longer hazards and stalls
- Upper Bound on Scalar Pipeline Throughput Limited by IPC = 1
- Inefficient Unification Into Single Pipeline
 - Long latency for each instruction Hazards and associated stalls
- Performance Lost Due to In-order Pipeline Unnecessary stalls

8/28/2014 (© J.P. Shen)

18-640 Lecture 2