# 18-640 Foundations of Computer Architecture

# Lecture 15: "Multicore Parallel Programming"

John Paul Shen October 28, 2014

#### > Recommended Reading Assignment:

 "Parallel Computer Organization and Design," by Michel Dubois, Murali Annavaram, Per Stenstrom, Chapters 5 and 7, 2012.



10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 1

# 18-640 Foundations of Computer Architecture

# Lecture 15: "Multicore Parallel Programming"

- A. Introduction to Parallel Software
- **B.** Programming Models
- C. Major Abstractions
  - Processes & threads
  - Communication
  - Synchronization
- D. Shared Memory
- E. Message Passing



10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 2

1

#### A. Introduction to Parallel Software

- Why is Parallel Programming so hard?
  - Conscious mind is inherently sequential
  - (sub-conscious mind is extremely parallel)
- <u>Identifying parallelism</u> in the problem
- Expressing parallelism to the hardware
- Effectively utilizing parallel hardware
  - Balancing work
  - Coordinating work
- · Debugging parallel algorithms

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 3

#### **Finding Parallelism**

- 1. Functional parallelism
  - Car: {engine, brakes, entertain, nav, ...}
  - Game: {physics, logic, UI, render, ...}
  - Signal processing: {transform, filter, scaling, ...}
- 2. Automatic extraction
  - Decompose serial programs
- 3. Data parallelism
  - Vector, matrix, DB table, pixels, ...
- 4. Request parallelism
  - Web, shared database, telephony, ...

#### 1. Functional Parallelism

- 1. Functional parallelism
  - Car: {engine, brakes, entertain, nav, ...}
  - Game: {physics, logic, UI, render, ...}
  - Signal processing: {transform, filter, scaling, ...}
- · Relatively easy to identify and utilize
- Provides small-scale parallelism
  - 3x-10x
- Balancing stages/functions is difficult

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 5

#### 2. Automatic Extraction

- 2. Automatic extraction
  - Decompose serial programs
- Works well for certain application types
  - Regular control flow and memory accesses
- Difficult to guarantee correctness in all cases
  - Ambiguous memory dependences
  - Requires speculation, support for recovery
- Degree of parallelism
  - Large (1000x) for easy cases
  - Small (3x-10x) for difficult cases

#### 3. Data Parallelism


- 3. Data parallelism
  - Vector, matrix, DB table, pixels, ...
- Large data => significant parallelism
- Many ways to express parallelism
  - Vector/SIMD
  - Threads, processes, shared memory
  - Message-passing
- Challenges:
  - Balancing & coordinating work
  - Communication vs. computation at scale

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 7

## 4. Request Parallelism



- Multiple users => significant parallelism
- Challenges
  - Synchronization, communication, balancing work

10/28/2014 (© J.P. Shen)

Lecture 15

#### **Balancing Work**



- Amdahl's parallel phase f: all processors busy
- If not perfectly balanced
  - (1-f) term grows (f not fully parallel)
  - Performance scaling suffers
- Manageable for data & request parallel apps
- · Very difficult problem for other two:
  - · Functional parallelism
  - Automatically extracted

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 9

#### **Coordinating Work**

- Synchronization & Communication
  - Some data somewhere is shared
  - Coordinate/order updates and reads
  - Otherwise → chaos
- Traditionally: locks and mutual exclusion
  - Hard to get right, even harder to tune for performance
- Research into practice: Transactional Memory
  - Programmer: Declare potential conflict
  - Hardware and/or software: speculate & check
  - Commit or roll back and retry

### **Expressing Parallelism**

- SIMD Cray-1 case study (later)
  - MMX, SSE/SSE2/SSE3/SSE4, AVX at small scale
- SPMD GPGPU model (later)
  - All processors execute same program on disjoint data
  - Loose synchronization vs. rigid lockstep of SIMD
- MIMD most general (this lecture)
  - Each processor executes its own program
- Expressed through standard interfaces
  - API, ABI, ISA


10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 11

### MP (Multiprocessor) Interfaces

- Levels of abstraction enable complex system designs (such as MP computers)
- Fairly natural extensions of uniprocessor model
  - Historical evolution



10/28/2014 (© J.P. Shen)

Lecture 15

### **B. Programming Models**

- · High level paradigms for expressing an algorithm
  - Examples:
    - Functional
    - Sequential, procedural
    - Shared memory
    - Message Passing
- Embodied in high level languages that support concurrent execution
  - Incorporated into HLL constructs
  - Incorporated as libraries added to existing sequential language
- Top level features:
  - For conventional models shared memory, message passing
  - · Multiple threads are conceptually visible to programmer
  - Communication/synchronization are visible to programmer

10/28/2014 (© J.P. Shen)

Lecture 15


Carnegie Mellon University 13

#### **Application Programming Interface (API)**

- Interface where HLL programmer works
- High level language plus libraries
  - Individual libraries are sometimes referred to as an "API"
- User level runtime software is often part of API implementation
  - Executes procedures
  - Manages user-level state
- Examples:
  - C and pthreads
  - FORTRAN and MPI

#### **Application Binary Interface (ABI)**

- Program in API is compiled to ABI
- Consists of:
  - OS call interface
  - User level instructions (part of ISA)



10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 15

#### Instruction Set Architecture (ISA)

- Interface between hardware and software
  - What the hardware implements
- Architected state
  - Registers
  - Memory architecture
- All instructions
  - May include parallel (SIMD) operations
  - Both non-privileged and privileged
- Exceptions (traps, interrupts)

Carnegie Mellon University 16

8

## C. Major Abstractions

- For both **Shared Memory** & **Message Passing** (programming models)
- Processes and Threads (parallelism expressed)
  - **Process:** A shared address space and one or more threads of control
  - Thread: A program sequencer and private address space
  - Task: Less formal term part of an overall job
  - Created, terminated, scheduled, etc.
- Communication (coordination)
  - · Passing of data
- Synchronization (coordination)
  - Communicating control information
  - To ensure reliable, deterministic communication

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 17


# D. Shared Memory (outline)

#### Shared Memory Model

- API-level Processes, Threads
- API-level Communication
- API-level Synchronization
- Shared Memory Implementation
  - Implementing Processes, Threads at ABI/ISA levels
  - Implementing Communication at ABI/ISA levels
  - Implementing Synchronization at ABI/ISA levels

#### **Shared Memory Model**

- · Flat shared memory or object heap
  - Synchronization via memory variables enables reliable sharing
- Single process
- Multiple threads per process
  - · Private memory per thread
- Typically built on shared memory hardware system



10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 19

#### **Threads and Processes**

- Creation
  - generic -- Fork
    - (Unix forks a process, not a thread)
  - pthread create(....\*thread function....)
    - creates new thread in current address space
- Termination
  - pthread exit
    - or terminates when thread\_function terminates
  - pthread kill
    - · one thread can kill another


10/28/2014 (© J.P. Shen)

Lecture 15

### Example

 Unix process with two threads

(PC and stack pointer actually part of ABI/ISA implementation)



10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 21

# **Shared Memory Communication**

 Reads and writes to shared variables via normal language (assignment) statements (e.g. assembly load/store)

Thread 0	Thread 1	Thread 0	Thread 1
	load r1, A addi r1, r1, 3	load r1, A addi r1, r1, 1 store r1, A	
load r1, A addi r1, r1, 1 store r1, A			load r1, A addi r1, rl, 3 store r1, A
	store r1, A		
(a)		<b>(b)</b>	
Thread 0	Thread 1	Thread 0	Thread 1
	load r1, A addi r1, r1, 3 store r1, A	load r1, A addi r1, r1, 1	
load r1, A	<b>,</b>		load r1, A
addi r1, r1, 1			addi r1, rl, 3
store r1, A			store r1, A
		store r1, A	
(c)		(d	i)

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 22

11

#### **Shared Memory Synchronization**

- What really gives shared memory programming its structure
- Usually explicit in shared memory model
  - Through language constructs or API
- Three major classes of synchronization
  - Mutual exclusion (mutex)
  - Point-to-point synchronization
  - Rendezvous
- Employed by application design patterns
  - A general description or template for the solution to a commonly recurring software design problem.

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 23


#### Mutual Exclusion (mutex)

- Assures that only one thread at a time can access a code or data region
- Usually done via locks
  - One thread acquires the lock
  - All other threads excluded until lock is released
- Examples
  - pthread mutex lock
  - pthread mutex unlock
- Two main application programming patterns
  - Code locking
  - Data locking

10/28/2014 (© J.P. Shen) Lecture 15

# **Code Locking**

- Protect shared data by locking the code that accesses it
- Also called a monitor pattern
- Example of a critical section




10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 25

# **Data Locking**

 Protect shared data by locking data structure



10/28/2014 (© J.P. Shen)

Lecture 15

#### **Data Locking**

- Preferred when data structures are read/written in combinations
- Example:

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 27

#### Deadlock

- · Data locking is prone to deadlock
  - If locks are acquired in an unsafe order
- Example:

- Complexity
  - · Disciplined locking order must be maintained, else deadlock
  - Also, composability problems
    - Locking structures in a nest of called procedures

10/28/2014 (© J.P. Shen)

Lecture 15

### **Efficiency**

- Lock Contention
  - · Causes threads to wait
- Function of lock granularity
  - · Size of data structure or code that is being locked
- Extreme Case:
  - "One big lock" model for multithreaded OSes
  - Easy to implement, but very inefficient
- Finer granularity
  - + Less contention
  - More locks, more locking code
  - Perhaps more deadlock opportunities
- Coarser granularity
  - Opposite +/- of above

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 29

#### Point-to-Point Synchronization

- One thread signals another that a condition holds
  - · Can be done via API routines
  - Can be done via normal load/stores
- Examples
  - pthread\_cond\_signal
  - · pthread cond wait
    - · suspends thread if condition not true
- Application program pattern
  - Producer/Consumer

```
<Producer>
                                 <Consumer>
                                 while (full == 0){}; wait
while (full == 1){}; wait
buffer = value;
                                 b = buffer;
                                 full = 0:
full = 1:
```

10/28/2014 (© J.P. Shen)

Lecture 15

#### Rendezvous


- Two or more cooperating threads must reach a program point before proceeding
- Examples
  - Wait for another thread at a join point before proceeding
    - example: pthread join
  - Barrier synchronization
    - many (or all) threads wait at a given point
- Application program pattern
  - Bulk synchronous programming pattern

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 31

# **Bulk Synchronous Program Pattern**



10/28/2014 (© J.P. Shen)

Lecture 15

### **Summary: Synchronization and Patterns**

- Mutex (mutual exclusion)
  - Code locking (monitors)
  - Data locking
- Point to point
  - Producer/consumer
- Rendezvous
  - Bulk synchronous

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 33

## D. Shared Memory (outline)

- Shared Memory Model
  - API-level Processes, Threads
  - API-level Communication
  - API-level Synchronization
- Shared Memory Implementation
  - Implementing Processes, Threads at ABI/ISA levels
  - Implementing Communication at ABI/ISA levels
  - Implementing Synchronization at ABI/ISA levels

#### **API Implementation** Program ming Model • Implemented at ABI and ISA level **User Applications** OS calls • Runtime software MP API Language/Libraries Special instructions Runtime MP ABI Operating System MP ISA Hardware Implementation

Lecture 15

# **Processes and Threads**

• Three models

10/28/2014 (© J.P. Shen)

- OS processes
- OS threads
- User threads

#### **OS Processes**

- Thread == Process
- Use OS fork to create processes
- Use OS calls to set up shared address space
- OS manages processes (and threads) via run queue
- · Heavyweight thread switches
  - OS call followed by:
  - Switch address mappings
  - Switch process-related tables
  - Full register switch
- Advantage
  - Threads have protected private memory

10/28/2014 (© J.P. Shen)

Lecture 15


Carnegie Mellon University 37

#### OS (Kernel) Threads

- API pthread\_create() maps to Linux clone()
  - Allows multiple threads sharing memory address space
- · OS manages threads via run queue
- · Lighter weight thread switch
  - Still requires OS call
  - OS switches architected register state and stack pointer

#### **User Threads**

- If memory mapping doesn't change, why involve OS at all?
- Runtime creates threads simply by allocating stack space
- Runtime switches threads via user level instructions
  - thread switch via jumps




10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 39

## Implementing User Threads

- Multiple kernel threads needed to get control of multiple hardware processors
- Create kernel threads (OS schedules)
- Create user threads that runtime schedules onto kernel threads



10/28/2014 (© J.P. Shen)

Lecture 15

 ${\bf Carnegie\, Mellon\, University} \quad {}^{40}$ 

#### Communication

- Easy
   Just map high level access to variables to ISA level loads and stores
- Except for
   Ordering of memory accesses -- later

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 41

# Synchronization

- Implement locks and rendezvous (barriers)
- Use loads and stores to implement lock:

10/28/2014 (© J.P. Shen)

Lecture 15

#### Lock Implementation

- Does not work
- Violates mutual exclusion if both threads attempt to lock at the same time
  - In practice, may work most of the time...
  - Leading to an unexplainable system hang every few days

```
<thread 0>
                                   <thread 1>
      Load R1, Lock
Branch LAB1 if R1==1
LAB1: Load R1, Lock
                                  LAB2: Load R1, Lock
                                          Branch LAB2 if R1==1
      Enter R1, 1
                                         Enter R1.1
      Store Lock, R1
                                          Store Lock, R1
```

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 43

#### **Lock Implementation**

- · Reliable locking can be done with atomic read-modify-write instruction
- Example: test&set
  - · read lock and write a one
  - some ISAs also set CCs (test)

```
<thread 1>
                                <thread 2>
LAB1: Test&Set R1, Lock
                                LAB2: Test&Set R1, Lock
      Branch LAB1 if R1==1
                                      Branch LAB2 if R1==1
      <critical section>
                                      <critical section>
      Reset Lock
                                      Reset Lock
```

10/28/2014 (© J.P. Shen)

Lecture 15

#### **Atomic Read-Modify-Write**

Many such instructions have been used in ISAs

```
Test&Set(reg,lock)
                          Fetch&Add(reg,value,sum)
                                                                Swap (reg,opnd)
reg ←mem(lock);
                          reg \( \text{mem (sum)} ;\)
                                                                temp←mem(opnd);
mem(lock) \leftarrow 1;
                          mem(sum)←mem(sum)+value;
                                                                mem(opnd)← reg;
                                                                reg ← temp
```

- More-or-less equivalent
  - One can be used to implement the others
  - Implement Fetch&Add with Test&Set:

```
try:
     Test&Set(lock);
      if lock == 1 go to try;
      reg ←mem(sum);
     mem(sum) ~ reg+value;
     reset (lock);
```

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 45

# **Lock Efficiency**

- Spin Locks
  - tight loop until lock is acquired

```
LAB1: Test&Set R1, Lock
      Branch LAB1 if R1==1
```

- Inefficiencies:
  - Memory/Interconnect resources, spinning on read/writes
  - With a cache-based systems, writes ⇒ lots of coherence traffic
  - Processor resource
    - · not executing useful instructions

#### **Efficient Lock Implementations**

- Test&Test&Set
  - spin on check for unlock only, then try to lock
  - with cache systems, all reads can be local
    - no bus or external memory resources used

- Test&Set with Backoff
  - Insert delay between test&set operations (not too long)
  - Each failed attempt ⇒ longer delay (Like ethernet collision avoidance)

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 47

#### ity

#### **Efficient Lock Implementations**

- Solutions just given save memory/interconnect resource
  - Still waste processor resource
- Use runtime to suspend waiting process
  - Detect lock
  - Place on wait queue
  - Schedule another thread from run queue
  - When lock is released move from wait queue to run queue

10/28/2014 (© J.P. Shen)

Lecture 15

#### Point-to-Point Synchronization

• Can use normal variables as flags

```
while (full ==1){} ;spin while (full == 0){} ;spin
a = value;

full = 1;

full = 0;
```

- Assumes sequential consistency (later)
  - Using normal variables may cause problems with relaxed consistency models
- May be better to use special opcodes for flag set/clear

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 49

#### **Barrier Synchronization**

- Uses a lock, a counter, and a flag
  - lock for updating counter
  - flag indicates all threads have incremented counter

```
Barrier (bar_name, n) {
  Lock (bar_name.lock);
  if (bar_name.counter = 0) bar_name.flag = 0;
  mycount = bar_name.counter++;
  Unlock (bar_name.lock);
  if (mycount == n) {
      bar_name.counter = 0;
      bar_name.flag = 1;
  }
  else while(bar_name.flag = 0) {}; /* busy wait */
}
```

Lecture 15

10/28/2014 (© J.P. Shen)

# E. Message Passing (outline)

- Message Passing Model
  - API-level Processes, Threads
  - API-level Communication
  - API-level Synchronization
- Message Passing Implementation
  - Implementing Processes, Threads at ABI/ISA levels
  - Implementing Communication at ABI/ISA levels
  - Implementing Synchronization at ABI/ISA levels


10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 51

#### Message Passing

- Multiple processes (or threads)
- Logical data partitioning
  - · No shared variables
- Message Passing
  - Threads of control communicate by sending and receiving messages
  - · May be implicit in language constructs
  - · More commonly explicit via API



10/28/2014 (© J.P. Shen)

Lecture 15

# MPI – Message Passing Interface API

- A widely used standard
  - For a variety of distributed memory systems
    - SMP Clusters, workstation clusters, MPPs, heterogeneous systems
- Also works on Shared Memory MPs
  - Easy to emulate distributed memory on shared memory HW
- Can be used with a number of high level languages

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 53

#### **Processes and Threads**

- Lots of flexibility (advantage of message passing)
  - 1) Multiple threads sharing an address space
  - 2) Multiple processes sharing an address space
  - 3) Multiple processes with different address spaces and different OSes
- 1) and 2) are easily implemented on shared memory hardware (with single OS)
  - Process and thread creation/management similar to shared memory
- 3) probably more common in practice
  - Process creation often external to execution environment; e.g. shell script
  - Hard for user process on one system to create process on another OS

10/28/2014 (© J.P. Shen) Lecture 15

#### **Process Management**

- Processes are given identifiers (PIDs)
  - "rank" in MPI
- Process can acquire own PID
- Operations can be conditional on PID
- Message can be sent/received via PIDs


10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 55

#### **Process Management**

- Organize into groups
  - For collective management and communication



10/28/2014 (© J.P. Shen)

Lecture 15

# **Communication and Synchronization**

- Combined in the message passing paradigm
  - Synchronization of messages part of communication semantics
- Point-to-point communication
  - From one process to another
- Collective communication
  - Involves groups of processes
  - e.g., broadcast

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 57

#### **Point to Point Communication**

- Use sends/receives primitives
- Send(RecProc, SendBuf,...)
  - RecProc is destination (wildcards may be used)
  - SendBuf names buffer holding message to be sent
- Receive(SendProc, RecBuf,...)
  - SendProc names sending process (wildcards may be used)
  - RecBuf names buffer where message should be placed

10/28/2014 (© J.P. Shen)

Lecture 15

#### **MPI Examples**

```
    MPI_Send(buffer,count,type,dest,tag,comm)
```

```
buffer – address of data to be sent
count – number of data items
type – type of data items
dest – rank of the receiving process
tag – arbitrary programmer-defined identifier
tag of send and receive must match
comm – communicator number
```

MPI\_Recv(buffer,count,type,source,tag,comm,status)

```
buffer – address of data to be sent
count – number of data items
type – type of data items
source – rank of the sending process; may be a wildcard
tag – arbitrary programmer-defined identifier; may be a wildcard
tag of send and receive must match
comm – communicator number
status – indicates source, tag, and number of bytes transferred
```

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 59

#### 59

#### Message Synchronization

- After a send or receive is executed...
  - Has message actually been sent? or received?
- Asynchronous versus Synchronous
  - Higher level concept
- · Blocking versus non-Blocking
  - Lower level depends on buffer implementation
    - but is reflected up into the API

#### Synchronous vs. Asynchronous

- Synchronous Send
  - · Stall until message has actually been received
  - Implies a message acknowledgement from receiver to sender
- Synchronous Receive
  - Stall until message has actually been received
- Asynchronous Send and Receive
  - Sender and receiver can proceed regardless
  - Returns request handle that can be tested for message receipt
  - Request handle can be tested to see if message has been sent/received

10/28/2014 (© J.P. Shen)

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 61

#### **Blocking vs. Non-Blocking**

• Blocking send blocks if send buffer is not available for new message


Lecture 15

- Blocking receive blocks if no message in its receive buffer
- Non-blocking versions don't block...
- Operation depends on buffering in implementation

#### Blocking vs. Non-Blocking

- Buffer implementations
  - a) Message goes directly from sender to receiver reduces copying time
  - b) Message is buffered by system in between may free up send buffer sooner (less blocking)





10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 63

63

#### **Collective Communications**


- Involve all processes within a communicator
- Blocking
- MPI\_Barrier (comm)
  - · Barrier synchronization
- MPI\_Bcast (\*buffer,count,datatype,root,comm)
  - Broadcasts from process of rank "root" to all other processes
- MPI\_Scatter (\*sendbuf,sendcnt,sendtype,\*recvbuf,
  - ..... recvcnt,recvtype,root,comm)
  - Sends different messages to each process in a group
- MPI\_Gather (\*sendbuf,sendcnt,sendtype,\*recvbuf,
  - ..... recvcount,recvtype,root,comm)
    - Gathers different messages from each process in a group
- Also reductions

Carnegie Mellon University 64

64

# **Communicators and Groups**

- · Define collections of processes that may communicate
  - Often specified in message argument
  - MPI\_COMM\_WORLD predefined communicator that contains all processes




10/28/2014 (© J.P. Shen)

Lecture 15


Carnegie Mellon University 65


**Broadcast Example** 



10/28/2014 (© J.P. Shen)

Lecture 15





#### **Message Passing Implementation**

- At the ABI and ISA level
  - No special support (beyond that needed for shared memory)
  - Most of the implementation is in the runtime
    - user-level libraries
  - Makes message passing relatively portable
- Three implementation models (given earlier)
  - 1) Multiple threads sharing an address space
  - 2) Multiple processes sharing an address space
  - 3) Multiple processes with non-shared address space (and different Oses)

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 69

### Multiple Threads Sharing Address Space

- Runtime manages buffering and tracks communication
  - Communication via normal loads and stores using shared memory
- Example: Send/Receive
  - Send calls runtime, runtime posts availability of message in runtime-managed table
  - Receive calls runtime, runtime checks table, finds message
  - Runtime copies data from send buffer to store buffer via load/stores
- Fast/Efficient Implementation
  - May even be advantageous over shared memory paradigm
    - considering portability, software engineering aspects
  - · Can use runtime thread scheduling
  - · Problem with protecting private memories and runtime data area

10/28/2014 (© J.P. Shen)

Lecture 15

### **Multiple Processes Sharing Address Space**

- · Similar to multiple threads sharing address space
- · Would rely on kernel scheduling
- May offer more memory protection
  - · With intermediate runtime buffering
  - User processes can not access others' private memory

10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 71

#### Multiple Processes with Non-Shared Address Space

- Most common implementation
- Communicate via networking hardware
- Send/receive to runtime
  - Runtime converts to OS (network) calls
- Relatively high overhead
  - Most HPC systems use special low-latency, high-bandwidth networks
  - Buffering in receiver's runtime space may save some overhead for receive (doesn't require OS call)

10/28/2014 (© J.P. Shen)

Lecture 15

#### At the ISA Level: Shared Memory

- Multiple processors
- Architected shared virtual memory
- Architected Synchronization instructions
- Architected Cache Coherence
- Architected Memory Consistency

**Shared Real Memory** Interconnection Network Coherent, Consistent Cache Cache Cache Memory System Memory Memory Memory Processor 1 Processor 2 Processor N Registers Registers Registers


10/28/2014 (© J.P. Shen)

Lecture 15

Carnegie Mellon University 73

#### At the ISA Level: Message Passing

- Multiple processors
- Shared or non-shared real memory (multi-computers)
- Limited ISA support (if any)
  - An advantage of distributed memory systems -- Just connect a bunch of small computers
  - Some implementations may use shared memory managed by runtime



10/28/2014 (© J.P. Shen)

Lecture 15