18-640 Foundations of Computer Architecture

Lecture 5: "Branch Prediction Techniques"

John Paul Shen September 9, 2014

- Required Reading Assignment:
 - Chapters 5 and 9 of Shen and Lipasti (SnL).
- Recommended References:
 - T. Yeh and Y. Patt, "Two-Level Adaptive Branch Prediction," Intl. Symposium on Microarchitecture, November 1991.
 - Kessler, R. E., "The Alpha 21264 Microprocessor," IEEE Micro, March/April 1999, pp. 24-36 (available at ieeexplore.ieee.org).



9/9/2014 (© J.P. Shen)

18-640 Lecture 5

18-640 Foundations of Computer Architecture

Lecture 5: "Branch Prediction Techniques"

- A. Branch Prediction Algorithms
 - a. Branch Target Speculation
 - b. Branch Direction Speculation
- B. Advanced Branch Prediction
- C. Wide Instruction Fetch
- D. Still More on Branch Predictors



9/9/2014 (© J.P. Shen)

18-640 Lecture 5

1

A. Branch Prediction Algorithms



9/9/2014 (© J.P. Shen)

18-640 Lecture 5


Review from Lecture 4


Dynamic Branch Prediction Tasks


- Target Address Generation
 - · Access register
 - PC, GP register, Link register
 - Perform calculation
 - +/- offset, auto incrementing/decrementing
 - ⇒ Target Speculation
- Condition Resolution
 - · Access register
 - Condition code register, data register, count register
 - Perform calculation
 - Comparison of data register(s)
 - ⇒ Condition Speculation


9/9/2014 (© J.P. Shen)

18-640 Lecture 5











Branch Target Prediction for Function Returns

- In most languages, function calls are fully nested
 - If you call $A() \Rightarrow B() \Rightarrow C() \Rightarrow D()$
 - Your return targets are $PCc \Rightarrow PCb \Rightarrow PCa \Rightarrow PCmain$
- Return address stack (RAS)
 - A FILO structure for capturing function return addresses
 - Operation
 - On a function call retirement, push call PC into the stack
 - On a function return, use the top value in the stack & pop
 - A 16-entry RAS can predict returns almost perfectly
 - Most programs do not have such a deep call tree
 - Sources of RAS inaccuracies
 - Deep call statements (circular buffer overflow will lose older calls)
 - Setjmp and longjmp C functions (irregular call semantics)

9/9/2014 (© J.P. Shen)

18-640 Lecture 5






Branch Condition Prediction

- Biased For Not Taken
 - Does not affect the instruction set architecture; Not effective in loops
- Software Prediction
 - Encode an extra bit in the branch instruction
 - Predict not taken: set bit to 0
 - Predict taken: set bit to 1
 - Bit set by compiler or user; can use profiling
 - Static prediction, same behavior every time
- Prediction Based on Branch Offsets
 - Positive offset: predict not taken
 - Negative offset: predict taken
- Prediction Based on History

9/9/2014 (© J.P. Shen)

18-640 Lecture 5


History-Based Branch Direction Prediction



- Track history of previous directions of branches (T or NT)
- History can be local (per static branch) or global (all branches)
- Based on observed history bits (T or NT), a FSM makes a prediction of Taken or Not Taken
- Assumes that future branching behavior is predictable based on historical branching behavior


9/9/2014 (© J.P. Shen)

18-640 Lecture 5



Example Prediction Algorithm

Prediction accuracy approaches maximum with as few as 2 preceding branch occurrences used as history



·· last two branchesnext prediction

- History avoids mispredictions due to one time events
 - Canonical example: loop exit
- 2-bit FSM as good as n-bit FSM
- Saturating counter as good as any FSM

Results (%)


IBM1 IBM2 IBM3 DEC CDC IBM4 93.3 97.5 90.6 96.5 90.8 83.4

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 15

Other Prediction Algorithms



 Combining prediction accuracy with BTB hit rate (86.5% for 128 sets of 4 entries each), branch prediction can provide the net prediction accuracy of approximately 80%. This implies a 5-20% performance enhancement.

9/9/2014 (© J.P. Shen)

18-640 Lecture 5


Optimal Predictor	r Exhai	ustive	Sea	rch	[Ravi Nair,	IBM, 1992]
	Benchmark	Optimal	"Counter"		N	
 There are 2²⁰ possible state machines of 2-bit predictors Pruning uninteresting and redundant machines leaves 5248 	spice2g6	97.2	97.0	(TO	000
	doduc	94.3	94.3	⇔ (*		O+O
	gcc	89.1	89.1	C (***	O O⇔
 It is possible to exhaustively search and find the optimal predictor for a benchmark [Study by Ravi Nair, at IBM in 1992] 	espresso	89.1	89.1	(
	1i	87.1	86.8	3		
	eqntott	87.9	87.2	a (*	
Saturation Counter is near optimal in all cases! * Initial state Predict NT Predict T						
/9/2014 (© J.P. Shen)	18-	640 Lecture 5	5		Carnegie Mel	lon University 17


Number of Counter Bits Needed

Benchmark	Prediction Accuracy (Overall CPI Overhead)						
	3-bit	2-bit	1-bit	0-bit			
spice2g6	97.0 (0.009)	97.0 (0.009)	96.2 (0.013)	76.6 (0.031)			
doduc	94.2 (0.003)	94.3 (0.003)	90.2 (0.004)	69.2 (0.022)			
gcc	89.7 (0.025)	89.1 (0.026)	86.0 (0.033)	50.0 (0.128)			
espresso	89.5 (0.045)	89.1 (0.047)	87.2 (0.054)	58.5 (0.176)			
li	88.3 (0.042)	86.8 (0.048)	82.5 (0.063)	62.4 (0.142)			
eqntott	89.3 (0.028)	87.2 (0.033)	82.9 (0.046)	78.4 (0.049)			


- Branch history table size: Direct-mapped array of 2k entries
- Programs, like gcc, can have over 7000 conditional branches
- In collisions, multiple branches share the same predictor
- Variation of branch penalty with branch history table size level out at 1024

9/9/2014 (© J.P. Shen) 18-640 Lecture 5 Carnegie Mellon University 18





Mis-speculation Recovery



- Start New Correct Path
 - Must remember the alternate (non-predicted) path
- Eliminate Incorrect Path
 - Must ensure that the mis-speculated instructions produce no side effects

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 21

PowerPC 604 Fetch Address Generation instruction внт BTAC +2 cache fetch Prediction Logic Target Seq Addr (4 instructions) decode Prediction Logic Target Seq Addr (4 instructions) dispatch Prediction Logic Target Seq Addr branch (4 instructions) execute Target **Exception Logic** complete Carnegie Mellon University 22 9/9/2014 (© J.P. Shen) 18-640 Lecture 5

B. Advanced Branch Prediction



9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 23

Branch Correlation


- So far, the prediction of each static branch instruction is based solely on its own past behavior and not the behaviors of other neighboring static branch instructions
- How about this one?


```
x=0;
If (someCondition) x=3;
                                 /* Branch A*/
If (someOtherCondition) y+=19; /* Branch B*/
                                /* Branch C*?
If (x<=0) dosomething();</pre>
```


Other correlation examples?


9/9/2014 (© J.P. Shen)

18-640 Lecture 5









Two-level Adaptive Branch predictors: Taxonomy


- Based on indices for branch history and pattern history
 - BHR: {G,P}: {Global history, Per-address history}
 - PHT: {g,p,s}: {Global, Per-address, Set}
 - · g: use the BHR output as the address into the PHT
 - p: combine the BHR output with some bits from the PC
 - · s: use an arbitrary hashing function for PHT addressing
 - 9 combinations: GAg, GAp, GAs, PAg, PAp, PAs, SAg, SAp and SAs
- Examples
 - Our global predictor so far is a GAp
 - Our local predictor so far was a PAp
- T. Yeh and Y. Patt. Two-Level Adaptive Branch Prediction. Intl. Symposium on Microarchitecture, November 1991.

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 29

2-Level Adaptive Branch Prediction [Yeh & Patt]





{G,P}: G for global history, P for local (individual history)


{g,p,s}: g for single PHT for all branches (PC bits not used for PHT indexing), p a separate PHT selected by PC bits, s for shared PHT


9/9/2014 (© J.P. Shen)

18-640 Lecture 5









Combining, Hybrid, or Tournament Branch Predictors


- What if different programs exhibit different patterns?
- Combining predictors: use multiple predictors
 - Each type tries to capture a particular program behavior
 - Use another history-based prediction scheme to "predict" which predictor should be used for a particular branch
 - You get the best of all worlds. This works quite well
- Variations:
 - Static prediction using software hints
 - Select from more than one alternative
 - Multi-hybrid and fusion predictors

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 35

Combining, Hybrid, or Tournament Branch Predictors



- E.g. Alpha 21264 used this approach
 - Predictor 1: a gshare with 12 bits of history (4K counters)
 - Predictor 2: a Pap with 1K history entries (10b) and 1K BHT
 - Selector: a 4K entry BHT

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

I-Cache and BTB Integration


- Why does this make sense?
- Place a BTB entry in each cache line
 - Each cache line tells you which line to address next
 - Do not need the full PC, just an index the cache + a way select
 - This is called way & line prediction
- Implemented in Alpha 21264 processor
 - On refills, prediction value points to the next sequential fetch line.
 - Prediction is trained later on as program executes...
 - When correct targets are known...
 - Line prediction is verified in next cycle. If line-way prediction is incorrect, slot stage is flushed and PC generated using instruction info and direction prediction

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 37


Alpha 21264 Line & Way Prediction




Source: IEEE Micro, March-April 1999

9/9/2014 (© J.P. Shen)

18-640 Lecture 5





C. Wide Instruction Fetch




9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Impediments to Wide Fetching

- Average Basic Block Size
 - integer code: 4-6 instructions
 - floating-point code: 6-10 instructions
- Three Major Challenges:
 - Multiple-Branch Prediction
 - Multiple Fetch Groups
 - Alignment and Collapsing





Instruction Cache


9/9/2014 (© J.P. Shen)


18-640 Lecture 5


Multiple Branch Predictions • Issues with multiple branch **BTB** predictions: Fetch • Latency resulting from address sequential predictions • Later predictions based on stale/speculative history • Don't forget, 0.95x0.95x0.95=0.85 Block 1 Block 2 Block 3 9/9/2014 (© J.P. Shen) Carnegie Mellon University 43 18-640 Lecture 5











Trace Fill Unit

- Observe the dynamic execution sequence
- Gather instructions into a trace segment (or trace cache block)
- Some simple heuristics for forming trace segments
 - stop after collecting up to N instructions

(N is the trace cache block size)

• stop after B conditional branches

(B is the limit of the multi-branch predictor)

- · stop after seeing an register-indirect jump
- · Don't split basic blocks
- In some designs, unconditional and conditional branches can be dropped from the traces
- Can include pre-decoded dependence information
- Can even dynamically re-order instructions.

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 49

Intel Pentium 4 Trace Cache A 12K-uop trace cache replaces the L1 I-cache Front End BTB ITLB & L2 Interface • 6-uop per trace line, 4K Entries Prefetcher can include branches • Trace cache returns 3-IA32 Decoder uop per cycle • IA-32 decoder can be Trace Cache Trace Cache BTB simpler and slower 12K uop's 512 Entries Only needs to decode one IA-32 instruction per cycle Carnegie Mellon University 50 9/9/2014 (© J.P. Shen) 18-640 Lecture 5

D. Still More on Branch Predictors



9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Causes for Mispredictions

- Fundamentally unpredictable branches
 - Cold miss, data dependent, ...
- Training period
 - Need some time to warm up the predictor
 - The more patterns detected, the longer it takes to train
 - E.g. assume a global history predictor with 10 bits of history
 - Need to potentially train up to 2^10 entries for a specific branch
- Insufficient history to capture patterns
- Aliasing/interference
 - Branch direction predictors have limited capacity and no tags
 - Negative aliasing: two branches train same entry in opposite directions
 - Positive/neutral aliasing: two branches train same entry in same direction

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Other Advanced Branch Predictors


- Bi-mode predictor
 - Separate PHT for mostly taken and mostly non-taken branches (predictor to select)
 - · Eliminates negative aliasing
- G-skew predictor (used in Alpha EV8)
 - Use multiple hash-functions into PHTs & vote on outcome
 - · Reduce chance of negative interference affecting prediction
- Agree predictor
 - BTB gives you a basic prediction, extra PHT tells you if you should agree with the BTB
 - · Biased branches have positive interference regardless of direction...
- YAGS
 - · Keep a small tagged cache with branches that experience interference
- Other related ideas:
 - · Branch filtering, selective branch inversion, alloyed history predictors, path history predictors, variable path length predictors, dynamic history length fitting predictors, loop counting predictors, percepton predictors, data-flow predictors, two-level predictors, analog circuit predictors, ...

9/9/2014 (© J.P. Shen)

18-640 Lecture 5

Carnegie Mellon University 53


gskewed Predictor



- Multiple PHT banks indexed by different hash functions
 - · Conflicting branch pair unlikely to conflict in more than one PHT
- Majority vote determines prediction
- Used in the cancelled Alpha 21464

9/9/2014 (© J.P. Shen)

18-640 Lecture 5




Prediction Confidence (Useful Tool for Speculation)

- Estimate if your prediction is likely to be correct
- Applications
 - · Avoid fetching down unlikely path
 - · Save time & power by waiting
 - Start executing down both paths (selective eager execution)
 - Switch to another thread (for multithreaded processors)
- Implementation
 - Naïve: don't use NT or TN states in 2-bit counters
 - Better: array of CIR (correct/incorrect registers)
 - Shift in if last prediction was correct/incorrect
 - Count the number of 0s to determine confidence
 - Many other implementations are possible
 - · Using counters etc

9/9/2014 (© J.P. Shen)

18-640 Lecture 5



Other Branch Prediction Related Issues

- Multi-cycle BTB
 - Keep fetching sequentially, repair later (bubbles for taken branches)
 - · Need pipelined access though
- BTB & predictor in series
 - Get fast target/direction prediction from BTB only
 - After decoding, use predictor to verify BTB
 - · Causes a pipeline mini-flush if BTB was wrong
 - This approach allows for a much larger/slower predictor
- BTB and predictor integration
 - Can merge BTB with the local part of a predictor
 - Can merge both with I-cache entries
- Predictor/BTB/RAS updates
 - Can you see any issue?

9/9/2014 (© J.P. Shen)

18-640 Lecture 5