(a) START wins: priority logic drives one phase counter and one RAM write port



START writes 250040 + 125000; then clears pend_valid.

(b) Later IDLE decisions reuse the same counter and write port



GRANT sets pend_vl = 9. Only the selected operation can assert state_we.

Counter-lane durations exclude the IDLE dispatch cycle.