(a) One table write: T0 = rx_cfg[7] at 0x20007; W0 = 0x0018001F



Cycle / edge	t	t+1 …	u	u+1	u+2
bus ready (RX)					
held write	capture	T0, W0	T0, W0	clear	—
core cfg_ok					
RX RAM[7]	old	old	old	W0 written	W0
bus ready (TX)					

u: capture by core; TX comparison uses tx_cfg (e.g. 0x01038) and rearms ready one cycle later.

(b) Read A0 = 0x00002 after SNMP Set: USER_ID = 0x002A



Host and SNMP share this bus; same-address reads can be combined.