
(a) Both GMII ports carry B0 / SN17 in the same byte cycles
cycle
0
1–6
7
8–18
19
20–49
50
51–66
67
68–71
72–83
84
tx_valid A/B
data A
55
55 ×6
D5
H0…10
20
H12…41
B0
0 ×16
17
FCS_A
idle
55
data B
55
55 ×6
D5
H0…10
40
H12…41
B0
0 ×16
17
FCS_B
idle
55
Source IF byte: A = 0x20; B = 0x40
(b) Framing length and per-network checksum
preamble + SFD
42-B header + B0 + pad16 + SN
FCS
IFG
8 cycles
60 + 4 = 64 B frame
12 cycles