
0
1
6
7
8
L
L+1
L+10
L+11
clk
app_tx_valid
app_tx_ready
app_tx_data
app_tx_last
app_tx_vl, port
B0
B1 (held)
B1
B2
Bn−1
C0
VL
VL
6 cycles: page allocation
10 cycles: descriptor + enqueue
(a) Submit
clk
app_rx_valid
app_rx_data
app_rx_last
app_rx_vl, port, net
D0
D1
D2
D3
Dn−1
constant
n consecutive cycles, no back-pressure
(b) Deliver
Same message, consecutive bytes
D0
D1
…
Dn−1
VL / ports / net stay fixed
d_last = 1 only on Dn−1
No receive-side ready signal