


1471 B Full-Load Latency Pipeline Stages (125 MHz, 8 ns/cyc, Link=0 ns):

TX Pipeline: 32 cyc (0.256 µs) [SFD: 39 cyc / 0.312 µs] | GMII Wire: 1526 cyc (12.208 µs)

RX Core: 26 cyc (0.208 µs) | Deliver (app): 1469 cyc (11.752 µs) | Total: 3053 cyc = 24.424 µs (Max: 3054 cyc = 24.432 µs)

Same-VL R97 Jitter: 0.008 µs (1 cyc AGE sweep interleaving) | TX Interval Jitter: 0.000 µs