
INIT
clear 4096 entries, flush final write
IDLE
enable && !desc && (age_pending || now_c tick)
enable && desc: A before B; issue map read
FRAME 0
map pending
FRAME 1
save map
FRAME 2
read cfg/state
FRAME 3
wait
FRAME 4
save cfg/state
FRAME 5
en, net, length
→ FRAME 11
unmapped
→ FRAME 11
config reject
FRAME 11
resolve, event
FRAME 10
write state
FRAME 9
rx_dq
FRAME 8
RM
FRAME 7
IC
FRAME 6
delta, SN dist.
IC fail
→ FRAME 10
resolve / commit, one event pulse
AGE 0
read pending
AGE 1
save state
AGE 2
delta time
AGE 3
clear expired
desc
desc
desc
done / desc