
0
1
2
3
4
5
6
7
8
9
10
11
12
u
u+1
clk
cfg_rd
cfg_wr
cfg_addr
cfg_wdata
cfg_ready
cfg_rvalid
cfg_rdata
cfg_ok (internal)
A0
A1
R
T0
T1
W
W0
W1
D(A0)
D(A1)
read t → t+2
register write
1
blocked: ≤ 64 cycles