
cycle c
cycle c+1
cycle c+2
cycle c+3
cycle c+4
cycle c+5
Issue
state_re, scan_vl0
tx_state
sync read
Capture
s0 ← state_q
Subtract
d = now − next
Window
d + 512 ≥ 0 ?
Decide
candidate
scan_valid[0]
scan_valid[1]
scan_valid[2]
scan_valid[3]
scan_valid[4]
queue empty and due: write back timer_active = 0