
(a) A wire VLID selects a map bank, then a compact VL index
Parser A descriptor
net A
VLID 7
SN 17
start 100
length 4
arrival 101
7 = bank 0, row 7
rx_map · bank 0 / 32
row
valid
idx
7
1
3
8
0
—
2048 × 13 bits / bank
idx 3
rx_cfg[3]
en
A
IC
RM
1
1
1
1
max 1471
skew 4
rx_state[3]
PSN_A
RM last
16
16
RM time 100
(b) Select the payload ring
IC pass · new SN · queue has room
rx_dq[tail] · metadata only
A
idx 3
100
4
start
length
A, 100, 4
ring A · 4 KiB
100
101
102
103
p0
p1
p2
p3
p0 → p1 → p2 → p3 to RX deliver