

# JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs

Zhiqiang Que<sup>§\*</sup>, Chang Sun<sup>§†</sup>, Sudarshan Paramesvaran<sup>‡</sup>, Emyr Clement<sup>‡</sup>, Katerina Karakoulaki<sup>‡</sup>, Christopher Brown<sup>¶</sup>, Lauri Laatu<sup>\*</sup>, Arianna Cox<sup>\*</sup>, Alexander Tapper<sup>\*</sup>, Wayne Luk<sup>\*</sup>, Maria Spiropulu<sup>†</sup>

<sup>\*</sup>Imperial College London, UK, {z que, l laatu, a cox24, a tapper, w luk}@imperial.ac.uk

<sup>†</sup> California Institute of Technology, Pasadena, CA, USA, {chsun, smaria}@caltech.edu

<sup>‡</sup> University of Bristol, UK, {sudarshan.paramesvaran, emyr.clement, k.karakoulaki}@bristol.ac.uk

<sup>¶</sup> European Organization for Nuclear Research (CERN), Switzerland, christopher.edward.brown@cern.ch,

**Abstract**—Graph Neural Networks (GNNs), particularly Interaction Networks (INs), have shown exceptional performance for jet tagging at the CERN High-Luminosity Large Hadron Collider (HL-LHC). However, their computational complexity and irregular memory access patterns pose significant challenges for deployment on FPGAs in hardware trigger systems, where strict latency and resource constraints apply. In this work, we propose JEDI-linear, a novel GNN architecture with linear computational complexity that eliminates explicit pairwise interactions by leveraging shared transformations and global aggregation. To further enhance hardware efficiency, we introduce fine-grained quantization-aware training with per-parameter bitwidth optimization and employ multiplier-free multiply-accumulate operations via distributed arithmetic. Evaluation results show that our FPGA-based JEDI-linear achieves 3.7 to 11.5 times lower latency, up to 150 times lower initiation interval, and up to 6.2 times lower LUT usage compared to state-of-the-art designs while also delivering higher model accuracy and eliminating the need for DSP blocks entirely. In contrast, state-of-the-art solutions consume over 8,700 DSPs. This is the first interaction-based GNN to achieve less than 60 ns latency and currently meets the requirements for use in the HL-LHC CMS Level-1 trigger system. This work advances the next-generation trigger systems by enabling accurate, scalable, and resource-efficient GNN inference in real-time environments. Our open-sourced templates will further support reproducibility and broader adoption across scientific applications.

## I. INTRODUCTION

Modern high energy physics (HEP) experiments, such as those at the CERN Large Hadron Collider (LHC), generate massive volumes of high-dimensional data, amounting to hundreds of terabytes per second, from particle collisions happening every 25 ns [1, 2]. It is neither technically feasible nor scientifically useful to store all collision events, as the vast majority do not contain interesting or rare physics. To address this, a two level trigger system is designed to rapidly filter and keep only the most interesting events for further analysis. The first stage, known as the Level-1 Trigger (L1T), operates under strict real-time constraints, making decisions within a few microseconds. It is composed of hundreds of FPGAs that perform low-latency computations on the incoming data. Jet tagging is a crucial task in this process, as it enables the identification of jets, which are collimated sprays of particles produced in

high-energy collisions. Accurate jet identification is essential for distinguishing between different types of collision events and making effective trigger decisions.

At L1T, a jet is represented by a sequence of particles that are clustered in a spatial region. As such data exhibit complex relational patterns, they are ideal candidates for processing with Graph Neural Networks (GNNs), which have shown great promise in modeling such interactions [3, 4]. By learning over graph-structured inputs, GNNs can capture both local and global particle correlations, enabling more effective event classification and jet tagging. However, despite their algorithmic strengths, GNNs remain difficult to deploy in real-time systems such as the L1T at the LHC, which must operate under extreme constraints: as one stage in the L1T system, the jet’s class must be inferred in a few hundred nanoseconds, and no more than one Super Logic Region (SLR) of a single FPGA [5, 6], or even less depending on the other algorithms running in parallel, can be used for the jet tagging algorithm. This requires the GNN to be highly efficient in terms of both latency and hardware resource usage while still maintaining high model accuracy.

Recent efforts have sought to adapt GNN architectures on FPGAs to meet the strict latency constraints of particle physics applications. For example, LL-GNN [4] demonstrates that a GNN-based algorithm, JEDI-net [3] can achieve inference within 1 microsecond using highly optimized FPGA implementations. Similarly, the ultrafast JEDI-net introduced in [7] employs 8-bit quantization to reduce model size while maintaining high accuracy with low latency, achieving superior accuracy than other architectures such as DeepSets [8]. However, its high on-chip resource usage makes it impractical to deploy on real-world FPGA systems.

To address these challenges, we propose JEDI-linear, a novel variant of the GNN-based JEDI-net algorithm that is efficient and scalable while preserving its strong modeling capacity. In particular, we show that by requiring the edge-wise interaction function to be an affine transformation, we can eliminate the explicit pairwise edge computations and instead aggregate the particle features globally, which can be used to reduce the overall complexity from  $\mathcal{O}(N_O^2)$  to  $\mathcal{O}(N_O)$ , where  $N_O$  is the maximum number of particles in a jet.

<sup>§</sup> Equal contribution.

To maximize hardware efficiency on FPGAs, we apply fine-grained quantization-aware training with per-parameter bitwidth optimization. In contrast to uniform quantization schemes [1, 7], our approach allows each parameter to adopt a bitwidth tailored to its impact on model performance. This is particularly well-suited for fully unrolled designs with strict latency requirements, in which each operation is mapped to dedicated hardware unit and reuse of these units for arithmetic operations is avoided. As a result, we can assign custom bitwidths to each operation, enabling fine-grained trade-offs between accuracy and resource usage. This bit-level control fully exploits the flexibility of reconfigurable logic on FPGAs, reducing redundancy and improving both latency and hardware efficiency.

Moreover, we integrate Distributed Arithmetic (DA) to further optimize the implementation of multiply-accumulate (MAC) operations. DA replaces conventional multipliers with adder graphs, leveraging FPGA-friendly structures to implement high-throughput, low-resource arithmetic units. When used in conjunction with our quantized model and unrolled architecture, DA allows us to significantly reduce the number of LUTs used and eliminate all DSP block usage, further increasing the feasibility of real-time deployment.

To the best of our knowledge, this is the first GNN for jet tagging that meets both the resource and latency requirements of a real-world L1T system at CERN. This work paves the way for next-generation hardware-based trigger systems by enabling powerful, low-latency algorithms to process massive LHC data streams efficiently.

We make the following contributions in this paper:

- A novel linear-complexity interaction-based GNN architecture (JEDI-linear), which removes explicit pairwise edge computations while preserving global context aggregation. We also apply fine-grained quantization-aware training with per-parameter quantization and implement multiplier-free MAC operations using distributed arithmetic. These algorithm and hardware optimization strategies significantly reduce hardware usage and latency while maintaining model accuracy, enabling scalable, low-latency inference for real-time high energy physics applications.
- A scalable, low-latency JEDI-linear template that enables the generation of efficient FPGA implementations using high-level synthesis (HLS) as well as Verilog, with a focus on minimizing latency and resource usage. We open-source the JEDI-linear templates and the code<sup>1</sup> to generate the proposed hardware designs to support reproducibility and benefit the wider research community.
- A comprehensive evaluation of the proposed approach and hardware implementation.

Although this work focuses on jet tagging in high-energy physics, the underlying principles and optimization techniques, such as linearized graph processing, mixed-precision quantization, and fully unrolled hardware design, are broadly




Fig. 1. Schematic representation of various jet types in particle physics [9]. These differences in jet topology are exploited by jet tagging algorithms.

applicable. We believe JEDI-linear can be generalized to other real-time applications where latency, throughput, and hardware efficiency are critical.

## II. BACKGROUND AND RELATED WORK

### A. Jet Tagging in Particle Physics

In high-energy particle collisions at the CERN LHC, quarks and gluons cannot exist freely due to color confinement and instead hadronize into collimated sprays of particles known as jets (Fig. 1). Jet tagging identifies the jet’s origin, such as b-quarks, c-quarks, gluons, or heavy particles (W/Z, Higgs, top), and is vital for precise event classification and new physics searches. While early methods relied on handcrafted features and cut-based techniques, modern approaches increasingly use machine learning. Recent developments include the use of GNNs [3, 10] which treat jets as graphs of constituent particles and learn representations from low-level detector inputs. These models offer improved tagging performance and are particularly promising for real-time applications in L1T systems when combined with fast and efficient hardware like FPGAs. Transformer-based models such as ParT [11, 12] also demonstrate good model accuracy but are typically too large for FPGA deployment in L1T. Instead, they are more suitable for offline uses, or potentially the high-level trigger systems after L1T, where latency budgets are less stringent. Therefore, this work focuses on optimizing GNN-based architectures for L1T applications where sub-100 ns latency and sub-10 ns initiation intervals are required.

### B. Graph Neural Networks on FPGAs for Jet Tagging

GNNs can capture complex substructure and exploit low-level detector information, leading to state-of-the-art performance [3, 10] in distinguishing different jet types. However, deploying GNNs in real-time environments poses significant challenges due to the stringent low latency and resource constraints.

Several studies have explored the use of Multi-Layer Perceptrons (MLP) networks on FPGAs for jet tagging [1, 2], but the achieved model accuracy is relatively low. Recent efforts [4, 7, 13, 14, 15] focus on co-designing GNN architectures with hardware-aware optimization techniques, such as quantization, pruning, and efficient graph representations, to meet the latency and resource requirements of FPGA deployment at L1T while preserving model accuracy. Ref. [13]

<sup>1</sup><https://github.com/calad0i/JEDI-linear>

presents the first FPGA-based implementation of the GNN-based JEDI-net [3] for jet tagging, achieving sub-microsecond initiation intervals using a custom matrix-matrix multiplication (MMM) that exploits sparsity and binary features to reduce unnecessary multiplications and hardware usage. Ref. [15] presents another GNN-based algorithm, ParticleNet, on FPGAs. However, the achieved latency (15 ms) is too high for L1T applications. Ref. [14] introduces an outer-product-based MMM approach and a two-level parallelism strategy, reducing the latency to 1.57  $\mu$ s and 10.66  $\mu$ s for the 30-particle and 50-particle JEDI-net models, respectively. To further reduce latency, LL-GNN [4] adopts task-level parallelism, sublayer fusion, and latency-aware algorithm-hardware co-design, resulting in a sub-microsecond latency. However, it still incurs a minimum initiation interval of 150 ns, which is too large. It also consumes large hardware resources, with over 8,700 DSPs. Similarly, [7] applies quantization-aware training and utilizes a uniform 8-bit fixed-point representation, leading to a latency of around 150 ns but still requiring large hardware resource consumption, e.g., it requires over 5,000 DSPs and 1,388k LUTs for a 16-particle JEDI-net model.

Despite these advancements, these prior FPGA-based GNN designs are still impractical to deploy in the L1T system. In particular, the explicit all-to-all edge-level computations require significant amount of hardware resources to perform, resulting in large latencies as well as initiation intervals, which hinders design scalability. In contrast, this work proposes a novel GNN architecture, JEDI-linear, which eliminates the explicit edge-level operations entirely and achieves major reductions in resource consumption. Combined with the fine-grained quantization-aware training and distributed arithmetic, JEDI-linear achieves significant reductions in latency and resource usage while maintaining high model accuracy, making GNNs practical for real-time jet tagging applications in the L1T system.

### III. DESIGN AND OPTIMIZATION

#### A. Global Information Gathering

The original JEDI-net models a jet as a densely connected, directed graph without self loops. Each input, totaling  $N_O$  particles, is regarded as a node, and a directional edge is defined between all particles. For all edges, a learnable function  $f_R$  processes the concatenated features of the source and destination particles, yielding an edge interaction embedding, as shown in Fig. 2. The interaction embeddings are then gathered for each particle by a summation on the destination particles, resulting in a new feature representation for each particle that incorporates information from all other particles in the jet. Denoting  $P$  as the number of features per particle, the input can be represented in a 2D array of  $I \in \mathbb{R}^{N_O \times P}$ . We denote  $i, j \in [1, N_O]$  where  $i \neq j$  to be the indices of the source and destination particles. In addition, we define the concatenation of source and destination particle feature vectors




Fig. 2. Conventional interaction information gathering in JEDI-net.

$I_i$  and  $I_j$  as  $I_i \| I_j \in \mathbb{R}^{2P}$ . The interaction embedding can be obtained as follows:

$$\begin{aligned} B_{ij} &= I_i \| I_j \in \mathbb{R}^{2P} \\ E_{ij} &= f_R(B_{ij}) \in \mathbb{R}^{D_E} \\ \bar{E}_i &= \sum_{j \neq i} E_{ij} \in \mathbb{R}^{D_E} \end{aligned} \quad (1)$$

Here,  $f_R : \mathbb{R}^{2P} \rightarrow \mathbb{R}^{D_E}$  is a learnable function, which is implemented as a neural network in the original work [3]. Since  $f_R$  is applied to every pair of particles, the overall computational complexity of this step is  $\mathcal{O}(N_O^2 \cdot C_{f_R})$ , where  $C_{f_R}$  denotes the cost of evaluating  $f_R$  once. This quadratic scaling becomes a significant bottleneck when  $N_O$  is even moderately large. For instance,  $N_O = 64$  would lead to over 4,000 interactions, making it infeasible for real-time applications. As a result, the pairwise interaction step dominates the inference cost and poses significant challenges for low-latency applications and hardware-constrained deployment environments, such as real-time triggering on FPGA-based systems.

#### B. The Proposed Global Information Gathering

Several previous studies have attempted to address the computational bottleneck inherent in the JEDI-net formulation when deployed on FPGAs. In [13], a custom MMM module is proposed for GNN feature transformation. By leveraging the sparse structures and binary features within the adjacency matrices  $R_R$  and  $R_S$ , it can pick out elements and suppress unnecessary computations instead of conducting real multiplication operations. In [14], an outer-product-based MMM approach is introduced using a coarse-grained pipeline to improve throughput. More recently, [4] proposes a fused Edge-Node unit that integrates edge and node computations into a single hardware module. However, all of these designs still involve explicit edge-level computations, resulting in poor scalability and significant hardware resource consumption.

In this work, we introduce JEDI-linear, a variant of JEDI-net for which the computation cost scales linearly with the number of particles in a jet,  $N_O$ , to address the computational bottleneck inherent in the original JEDI-net formulation. To achieve this, we require  $f_R$  to be an *affine* transformation, or a single dense layer:

$$f_R(B_{ij})_l = W(I_i \| I_j) + C = W_1 I_i + W_2 I_j + C \quad (2)$$

where  $W_1, W_2 \in \mathbb{R}^{D_E \times P}$  are the learned weights for the source and destination particles, respectively, and  $C \in \mathbb{R}^{D_E}$




Fig. 3. The proposed interaction information gathering for JEDI-net.

is a bias term. With this assumption, we can rewrite the interaction embedding in (1) as follows:

$$\begin{aligned} \bar{E}_i &= \sum_j f_R(I_i \| I_j) \\ &= \sum_{j \neq i} (W_1 I_i + W_2 I_j + C) \\ &= W_2 \sum_j (I_j) - I_i + (N_O - 1) (W_1 I_i + C) \end{aligned} \quad (3)$$

Assuming  $N_O \gg 1$ , we scale everything by  $1/N_O$  to avoid numerical instability and ignore terms of the order of  $1/N_O$  or smaller, we can rewrite (3) as:

$$\begin{aligned} \bar{E}'_i &= \frac{1}{N_O} \bar{E}_i \\ &= W_2 \frac{1}{N_O} \sum_j (I_j) - \frac{I_i}{N_O} + \frac{N_O - 1}{N_O} (W_1 I_i + C) \\ &\approx W_2 \frac{1}{N_O} \sum_j (I_j) + W_1 I_i + C \end{aligned} \quad (4)$$

As shown in (4), the interaction embedding  $\bar{E}'_i$  can now be computed with linear complexity with respect to  $N_O$ . The first term can be regarded as a global context vector summarizing the features of all particles, and the second term is the transformation of the features of all individual particles. In implementation, we can compute the global context vector by a global average pooling over the first dimension followed by a dense layer, and the second term is implemented by another dense layer applied along the first axis. The bias term  $C$  is absorbed into any of the two dense layers. Results of the two dense layers are then added together to obtain the final interaction-aware feature representation for each particle. We show the whole global information gathering in Fig 3.

With the reduced computational complexity, we find that the network is highly scalable and efficient, especially for jets with a large number of particles. While JEDI-linear does not explicitly model every pairwise interaction, it preserves the inductive bias that each particle's representation should be influenced by the collective behavior of the jet.

The final neural architecture of JEDI-linear is shown in Fig. 4. The model begins with an input projection layer that transforms each particle's feature vector into a latent representation. This is followed by a global information gathering stage, where the embeddings from all particles are aggregated via average pooling to form a global context vector. This vector captures the overall structure of the jet and is broadcast back to each particle representation. The combined features




Fig. 4. The architecture of the JEDI-linear model. The input projection layer projects the input features into a latent space, and the global information gathering layer aggregates the latent embeddings across all particles to produce a context vector. The context vector is then transformed and broadcast back to each particle, resulting in an interaction-aware feature representation for each particle.

are then processed by a second shared dense layer, enabling global interaction. Finally, the updated particle features are aggregated again using average pooling and passed through a multi-layer perceptron (MLP) classification head to produce logits for five jet classes.

### C. Mixed Quantization and Pruning

To enable efficient deployment of JEDI-linear on resource-constrained hardware, we present a fine-grained mixed-precision quantization scheme that is co-designed with the neural network architecture as well as the unrolled hardware architecture (Section IV-B). Leveraging the High Granularity Quantization (HGQ) framework [16], our approach assigns bitwidths at the level of individual weights during training, guided by their impact on both predictive accuracy and hardware resource usage. This is achieved via a differentiable surrogate gradient formulation that adjusts bitwidths during training, targeting a trade-off between predictive loss and a differentiable, hardware-aware resource estimator called Effective Bit Operations (EBOPs) incorporated into the loss function.

Unlike post-training quantization or other quantization-aware training workflows that treat hardware constraints outside the training loop, our method of fine-grained quantization-aware training tightly couples model performance and compression. Because each JEDI-linear operation maps to a dedicated hardware block (More details in Sec. IV-B), per-parameter bitwidth tuning yields immediate and fine-grained reductions in area and latency. Furthermore, we unify quantization and unstructured pruning into a single objective: parameters whose bitwidths are driven to zero are automatically pruned during training. This enables a single training trajectory to explore the Pareto frontier of accuracy versus hardware cost, unlike multi-stage pipelines or iterative sweeps (e.g., AutoQKeras [1]). Applied to JEDI-linear, this approach leads to an extremely compact and hardware-efficient design without manual bitwidth tuning or pruning schedules.

#### D. Distributed Arithmetic for JEDI-linear

To further reduce latency and resource usage in JEDI-linear’s FPGA designs, we adopt a multiplier-free design approach based on Distributed Arithmetic (DA), and integrate it into our end-to-end co-design workflow using the da4ml framework [17]. Unlike conventional designs that rely on fixed-point multipliers for constant matrix-vector multiplications (CMVMs), DA decomposes these operations into a static graph of shift-addition/subtraction operations, which can be implemented using highly efficient LUT-logic with fast carriers. Common subexpression elimination is applied to each CMVM operation to reduce the redundant adder/subtractor logic required at multiple places, further improving the overall resource efficiency.

While da4ml was originally designed as an operator-level optimizer, we extend its symbolic tracing capabilities to support the more complex computation patterns found in JEDI-linear and facilitate automatic hardware generation. In particular, we introduce support for global average pooling, broadcast operations, and the underlying Einsum dense layers used to implement the networks. This enables end-to-end tracing of the JEDI-linear computation graph and automatic generation of pipelined DA-based hardware modules. Our enhancements allow da4ml to restructure all CMVM operators in the network, along with other required operations, into the optimized adder graphs. As a result, all MAC operations in JEDI-linear are implemented without DSP usage, while maintaining high operating frequencies and low latency. Our approach enables a fine-grained exploration of the Pareto frontier between resource usage, accuracy, and latency, and provides a pathway toward rapid deployment of learned models in high-throughput real-time environments like the LHC. Moreover, the ability to directly generate synthesizable Verilog from traced models allows for rapid prototyping and hardware validation, which we leverage throughout our design workflow.

## IV. IMPLEMENTATION

### A. System Overview

The proposed JEDI-linear targets the Correlator Trigger Layer 2 (CTL2) of the CMS Level-1 Trigger system [5, 18], as shown in Fig. 5. The Level-1 Trigger is a low-latency real-time decision-making system in the CMS detector at the CERN HL-LHC, composed of multiple layers and hundreds of FPGAs organized by subsystem (Calorimetry, Tracking, Muon) and functionality (Correlator, Global Trigger, etc.). Within the Correlator system, CTL2 comprises 30 VU13P FPGAs, which are organized into 5 slices of 6 nodes each. Each node operates in a round-robin fashion to process incoming events, effectively making 5 FPGAs available for algorithm deployment at any given time. These FPGAs must host both the jet clustering and jet tagging algorithms, making resource and latency efficiency critical for integration. Within CTL2, the JEDI-linear unit is placed downstream of the jet preprocessing logic, which performs operations such as clustering, sorting, and buffering. It operates in a pipelined manner, with an initiation interval




Fig. 5. A sketch of the CMS Level-1 Trigger system in the HL-LHC, adapted from [4, 5, 18]. The JEDI-linear model proposed in this work targets the FPGAs in the Correlator Layer 2.

of 1 clock cycle and a target frequency of over 300 MHz. It is optimized to handle multiple jets per event by processing each jet independently and concurrently. The produced jet tag is then synchronized with the jet features computed in other parallel logic. The synchronized outputs are then passed to subsequent logic for global decision-making. Importantly, the algorithm is required to have deterministic latency for synchronizing with the other tasks.

### B. Dataflow Architecture

Inspired by FPGA-based accelerators for low-precision quantized neural networks with static dataflow architectures, such as those created using the HLS4ML [2, 19] and FINN [20] frameworks, this work adopts a fully static dataflow architecture aimed at maximum throughput and minimal latency at the trade-off of resource usage. In this approach, all operations in the JEDI-linear model are fully unrolled and mapped directly to physical hardware units. Specifically, all modules of the network are first converted into a monolithic combinational logic block, then broken into separate pipeline stages, i.e., registers may be inserted inside a layer, or the connection between two layers may be unregistered. Because no resource sharing is in place, each operation has a dedicated execution path, and the architecture has a fixed initiation interval and deterministic latency with minimal control overhead.

Compared to the conventional single-engine design [21, 22], which reuses a common computation unit across all layers, the proposed approach allows each block in JEDI-linear to be independently optimized for resource utilization, numerical precision, and computational structure. As a result, it leverages the full potential of FPGA customizability and improves scalability when processing a jet. Data is kept on-chip throughout the pipeline to avoid repeated off-chip memory accesses, significantly reducing end-to-end inference latency.

### C. Automation

To facilitate rapid and scalable hardware deployment of JEDI-linear, we develop a fully automated flow that converts high-level Python models into synthesizable RTL, leveraging and extending the symbolic tracing capabilities of the da4ml framework [17]. This automation is important as JEDI-linear’s fully unrolled architecture for ultra-low latency cannot be efficiently handled by existing HLS compilers due to large loop bounds and structural complexity.

For each layer or operator type present in the JEDI-linear model, we design corresponding symbolic functions compatible with da4ml’s abstraction. The model is then “replayed” over symbolic inputs, mirroring its numerical execution and producing a symbolic computation graph. During this process, high-level neural operations are decomposed into low-level arithmetic primitives, such as bitwise logic and shift-add trees, which are amenable to fully-unrolled, pipelined hardware implementations. Our extended version of da4ml then applies a custom pipelining pass to generate register-balanced pipelines for each subgraph, ensuring deterministic latency and initiation interval across all model configurations. The resulting computation graph is translated into synthesizable Verilog, supporting seamless hardware synthesis without manual intervention. The generated RTL models are functionally validated using Verilator [23], with all tested configurations showing bit-exact results against their original quantized Python models.

This approach not only enables push-button deployment of JEDI-linear variants but also serves as a general framework for automatically translating quantized, unrolled neural networks into efficient FPGA implementations—paving the way for broader adoption in real-time scientific computing environments.

## V. EVALUATION AND ANALYSIS

### A. Experimental Setup

The hls4ml jet tagging dataset [24, 25] is a common benchmark dataset targeting real-time event processing widely adopted by the high energy physics community [3, 4, 7, 14, 26, 27]. Five classes of jets, categorized by their originating particles, are included: gluons (g), light quarks (q), W bosons (W), Z bosons (Z), and top quarks (t). This dataset has 620,000 jets in the training set and 260,000 jets in the test set, both balanced between the different classes. The number of particles per jet varies, with a maximum of 150 particles per jet. Each particle has 16 kinematic features [3]. Python 3.11, Keras 3.10 with Jax 0.7.0, and CUDA 12.9 are used for training.

As shown in [26], breaking permutation invariance with heterogeneous quantization on the particle dimension could lead to additional resource savings. However, as there may be scenarios where full-sorting the input particles is not feasible, we consider both the non-permutation-invariant and permutation-invariant cases. We consider the cases where the maximum number of input particles is 8, 16, 32, 64, and 128.

Following [4, 7, 26], we also consider two sets of input features: (1) the full set of 16 features, and (2) a reduced set




Fig. 6. Model accuracy across different numbers of particles per jet. (a) Comparison with prior DS and GNN-based methods using 3-feature inputs, including Ultrafast DS and GNN [7] and DS M/L [28]. (b) Comparison with JEDI-net variants [4, 13, 14] using 16-feature inputs.




Fig. 7. Bitwidth of trained JEDI-linear models with datasets of 64/128 particles and 16 features.

of 3 features, where only  $p_T$ ,  $\eta$ , and  $\phi$  are used, with particles with  $p_T < 2$  GeV removed to model the effect of upstream selection. With all combinations stated above, we have a total of 20 different configurations for the JEDI-linear model. For each configuration, we run a Pareto optimization to find the models with the best trade-off between accuracy and resource usage estimated by EBOPs by gradually increasing the penalty on large EBOPs in a single training run. All models on the Pareto frontier defined by EBOPs and validation accuracy are then implemented on FPGAs using the da4ml framework [17] via Verilog code generation, where we pipeline every 2 adders for an  $F_{max}$  of approximately 300 MHz. All accuracies reported are based on RTL simulation with Verilator 5.034 of the generated firmware on the test set, and all hardware metrics are obtained after place and routing with Vivado 2025.1. The AMD VU13P FPGA is used in all evaluations.

### B. Model Accuracy

Fig. 6 presents the model accuracy under two different input feature settings. In Fig. 6(a), where only 3 features are used, our method outperforms previous approaches including Ultrafast DeepSets (DS) and JEDI-net (GNN) [7], and DS M/L [28] by significant margins that increase as the number of particles increases. Fig. 6(b) illustrates the comparison between more expressive models using all 16 features and the GNN designs




Fig. 8. Latency vs. number of particles per jet. Our JEDI-linear designs maintain low latency across input settings.

proposed in references [4, 13, 14]. It is shown that JEDI-linear not only achieves higher accuracy across all tested particle counts, but also exhibits better scalability and stability when handling larger input sequence lengths. Unlike prior designs that rely on uniform bitwidth quantization, our model employs fine-grained mixed-precision quantization for more efficient model compression. We show the resulting weight bitwidth distributions in Fig. 7 to illustrate the effectiveness of our quantization-aware training. It can be seen that the final weights are highly sparse, and the majority of non-zero weights have less than 3 bits, all while maintaining high model accuracies, illustrating the effectiveness of our quantization-aware training method.

### C. Performance Analysis and Discussion

Table I presents a comprehensive comparison between our proposed quantized JEDI-linear models and a variety of state-of-the-art models, focusing on permutation-invariant architectures with a fixed number of input features (3 or 16). The models are evaluated in terms of classification accuracy, latency, and hardware resource utilization (DSP, LUT, FF, BRAM, initiation interval (II), and maximum clock frequency).

Compared to existing designs, our JEDI-linear models demonstrate a significant improvement in latency and initiation interval across all configurations. For example, with 16 input features and 64 particles, our design achieves an accuracy of 81.4% at only 79 ns latency, outperforming models such as GNN U4 and U5 [4] and GNN (FPL'22) [14] which require latencies of 905 ns and 10,660 ns, respectively, for higher accuracies. Fig. 8 shows that JEDI-linear achieves lower latency across various jet sizes compared to prior designs. Even at the largest configuration with 128 particles, our latency remains as low as 110 ns, which is suitable for hardware trigger systems that demand ultra-fast inference. In addition, our designs achieve a one-cycle initiation interval, a feat never before achieved by previous GNN designs.

A major advantage of our approach lies in its efficient hardware with low resource utilization. Unlike prior works such as Ultrafast DS and GNN [7] which require hundreds to thousands of DSPs, our models use zero DSP blocks across all configurations. In order to achieve ultra-low latency, Ultrafast GNN [7] trades off as many hardware resources as possible by increasing the parallelism to achieve low latency. For instance, its model with 16-particle inputs that utilizes 1,388k (over 80%) LUTs on VU13P FPGAs. It is hard to achieve low latency with a large input of more particles. With our proposed efficient neural architecture and hardware-aware optimizations, our JEDI-linear model with 16-particle inputs not only utilizes 10.2 times fewer LUTs, but also achieves around 3% higher model accuracy as well as 2.4 times lower latency and 3 times lower initiation interval. In addition, the GNN J5 model [4] with 79.9% accuracy uses 9,833 DSPs, while our 32-particle model reaches a higher accuracy of 81.4% without any DSP usage and with 6.2 times lower LUT usage, and 11.5 times lower latency. This makes our design far more viable for deployment on resource-constrained FPGAs while achieving high performance.

Our work also demonstrates good scalability. As the number of input particles increases from 8 to 128, classification accuracy steadily improves, from 66.5% to 81.8% with 3 features, and from 73.8% to 82.4% with 16 features, as shown in Fig. 6 and Table. I, while maintaining a consistent initiation interval of 1 clock cycle. Our models also achieve high maximum clock frequencies, enabling continuous data processing at a very high throughput, which is critical for real-time decision-making systems.

### D. Comparison with Non-Permutation Invariant Models

We also compare our JEDI-linear models with the recent MLP-Mixers (MLPM) designs [26], which are not permutation-invariant and rely on sorting particles by transverse momentum ( $p_T$ ). For these models, we enable particle-wise quantization, which breaks the permutation invariance of the model but brings further resource savings by allowing selective feature prioritization on different particles.

In Table II, we present the non-permutation-invariant designs of JEDI-linear that have higher or equal accuracy compared to the MLP-Mixers from [26]. At higher or equal accuracies, our designs achieve consistently lower resource utilization and latency under various configurations. For example, JEDI-linear achieves 77.6% accuracy at just 52 ns with 16 particles and 16 features with 38k LUTs, compared to MLPM's 71 ns with 102k LUTs, resulting in 1.3 times lower latency and 2.7 times fewer LUTs. In addition, our models run at higher clock frequencies (up to 381.7 MHz vs. 215.8 MHz). The latency could be further reduced if the required clock rate is lower is a less aggressive pipelining strategy is be used. The Pareto plot in Fig. 9 further confirms our advantage, showing that our models dominate MLPM in the accuracy-LUT trade-off. Overall, our JEDI-linear models achieve superior performance with better hardware efficiency, establishing a new Pareto frontier for FPGA-based jet tagging.

TABLE I  
COMPARISON OF PERMUTATION-INVARIANT JEDI-LINEAR MODELS AND OTHER STATE-OF-THE-ART MODELS WITH **3/16** INPUT FEATURES ON AMD VU13P FPGAS. FOR THESE MODELS, THE TOP- $N$  PARTICLES ARE SELECTED BASED ON  $p_T$  FOR THE INPUT.

Model	Particles	Features	Acc. (%)	Latn. (ns)	DSP	LUT (k)	FF (k)	BRAM	II (clk)	$F_{\max}$ (MHz)
DS (MLST'24) [7]	8	3	< 64.0	95	626	386	121	4	3	N/A
DS (MLST'24) [7]	16	3	< 69.4	115	555	747	239	4	3	N/A
DS (MLST'24) [7]	32	3	< 75.9	130	434	903	359	4	2	N/A
GNN (MLST'24) [7]	8	3	< 64.9	160	2,120	472	192	132	3	N/A
GNN (MLST'24) [7]	16	3	< 70.8	180	5,362	1,388	594	52	3	N/A
GNN (MLST'24) [7]	32	3	< 75.8	205	2,120	1,162	761	12	3	N/A
DS M (MLST'25) [27]	8	3	65.1	110	548	130	49	4	3	N/A
DS L (MLST'25) [27]	8	3	66.6	135	2,458	337	140	4	3	N/A
<b>JEDI-linear</b>	8	3	66.5	79	0	136	73	0	1	302.8
<b>JEDI-linear</b>	16	3	73.6	75	0	136	71	0	1	305.7
<b>JEDI-linear</b>	32	3	79.0	80	0	136	79	0	1	299.4
<b>JEDI-linear</b>	<b>64</b>	3	81.8	78	0	164	93	0	1	307.0
<b>JEDI-linear</b>	<b>128</b>	3	81.6	138	0	296	163	0	1	203.1
GNN (AICAS'22) [13]	30	16	78.7	3000	7417	810	205	924	600	N/A
GNN (FPL'22) [14]	30	16	78.7	1910	11504	1158	246	1392	400	N/A
GNN (FPL'22) [14]	50	16	80.4	10660	12,284	1515	533	1607	650	N/A
GNN J4 (TECS'24) [4]	30	16	78.4	290	8,776	865	138	37	30	N/A
GNN J5 (TECS'24) [4]	30	16	79.9	905	9,833	911	158	37	150	N/A
GNN U4 (TECS'24) [4]	50	16	80.9	650	8,945	855	201	25	100	N/A
GNN U5 (TECS'24) [4]	50	16	81.2	905	8,986	815	189	37	150	N/A
<b>JEDI-linear</b>	8	16	73.8	67	0	72	40	0	1	311.3
<b>JEDI-linear</b>	16	16	78.3	72	0	99	50	0	1	307.0
<b>JEDI-linear</b>	32	16	81.4	79	0	147	71	0	1	304.7
<b>JEDI-linear</b>	64	16	82.4	93	0	192	92	0	1	268.1
<b>JEDI-linear</b>	<b>128</b>	16	82.1	110	0	243	111	0	1	237.4

TABLE II  
COMPARISON OF JEDI-LINEAR NON-PERMUTATION-INVARIANT MODELS WITH STATE-OF-THE-ART MODELS WITH **3/16** INPUT FEATURES ON AMD VU13P FPGAS. FOR THESE MODELS, THE INPUT PARTICLES ARE SORTED BY  $p_T$  BEFORE FEEDING INTO THE MODEL.

Model	Particles	Features	Acc. (%)	Latn. (ns)	DSP	LUT (k)	FF (k)	BRAM	II (clk)	$F_{\max}$ (MHz)
MLPM (MLST'25) [26]	16	3	71.7	68	0	75	17	0	1	205.5
MLPM (MLST'25) [26]	32	3	78.0	62	0	63	15	0	1	211.0
MLPM (MLST'25) [26]	64	3	79.7	72	0	159	36	0	1	209.4
MLPM (MLST'25) [26]	128	3	79.8	72	0	83	21	0	1	208.7
<b>JEDI-linear</b>	16	3	71.9	54	0	44	22	0	1	354.4
<b>JEDI-linear</b>	32	3	78.0	63	0	45	26	0	1	300.8
<b>JEDI-linear</b>	64	3	80.9	61	0	71	38	0	1	328.4
<b>JEDI-linear</b>	128	3	80.9	82	0	98	48	0	1	257.6
MLPM (MLST'25) [26]	16	16	77.5	71	0	102	24	0	1	210.9
MLPM (MLST'25) [26]	32	16	80.7	65	0	87	22	0	1	215.8
MLPM (MLST'25) [26]	64	16	81.6	65	0	126	32	0	1	213.9
MLPM (MLST'25) [26]	128	16	81.3	77	0	151	42	0	1	207.8
<b>JEDI-linear</b>	16	16	77.6	52	0	38	20	0	1	381.7
<b>JEDI-linear</b>	32	16	80.9	60	0	62	33	0	1	347.7
<b>JEDI-linear</b>	64	16	81.8	67	0	84	47	0	1	327.8
<b>JEDI-linear</b>	128	16	81.7	77	0	93	46	0	1	285.7




Fig. 9. Comparison of the JEDI-linear model with MLP-Mixer on the 16 feature dataset. Each point represents a model recorded during training on the Pareto Frontier defined by validation accuracy and EBOPs. The actual Pareto Frontier between test accuracy and LUT usage is shown in the dashed lines.

## VI. CONCLUSIONS AND FUTURE WORK

This work introduces JEDI-linear, a novel GNN architecture that enables linear-complexity and low-latency jet tagging on FPGAs. By eliminating explicit pairwise interactions and applying fine-grained quantization and distributed arithmetic, our designs achieve up to 82.4% classification accuracy, reduce inference latency to below 60 ns, and eliminate DSP usage entirely. Our work demonstrates that with careful algorithm-hardware co-design, high-performance GNNs can be deployed in real-time systems. In the future, we plan to explore broader GNN variants and automated co-design frameworks and extend JEDI-linear to other scientific domains.

**Acknowledgement.** Partial support from the United Kingdom EPSRC (grant numbers UKRI256, EP/V028251/1, EP/N031768/1, EP/S030069/1, and EP/X036006/1), and STFC (grant numbers ST/Y509115/1, ST/R005788/1, ST/W000490/1, ST/Z000149/1, ST/W000636/1, and ST/R005745/1), and United States DOE (grant number DESC0011925), and NSF ACCESS (grant number PHY240298), Intel and Lenovo (ICICLE HPC & AI partnership) and AMD is gratefully acknowledged.

## REFERENCES

- [1] C. N. Coelho, A. Kuusela, S. Li, H. Zhuang, J. Ngadiuba, T. K. Arrestad, V. Loncar, M. Pierini, A. A. Pol, and S. Summers, “Automatic heterogeneous quantization of deep neural networks for low-latency inference on the edge for particle detectors,” *Nature Machine Intelligence*, vol. 3, no. 8, pp. 675–686, 2021.
- [2] J. Duarte, S. Han, P. Harris, S. Jindariani, E. Krein, B. Kreis, J. Ngadiuba, M. Pierini, R. Rivera, N. Tran *et al.*, “Fast inference of deep neural networks in FPGAs for particle physics,” *Journal of Instrumentation*, vol. 13, no. 07, p. P07027, 2018.
- [3] E. A. Moreno, O. Cerri, J. M. Duarte, H. B. Newman, T. Q. Nguyen, A. Periwal, M. Pierini, A. Serikova, M. Spiropulu, and J.-R. Vlimant, “JEDI-net: a jet identification algorithm based on interaction networks,” *The European Physical Journal C*, vol. 80, no. 1, pp. 1–15, 2020.
- [4] Z. Que, H. Fan, M. Loo, H. Li, M. Blott, M. Pierini, A. Tapper, and W. Luk, “LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics,” *ACM Transactions on Embedded Computing Systems*, vol. 23, no. 2, pp. 1–28, 2024.
- [5] S. Summers and the CMS Collaboration, “System Design and Prototyping for the CMS Level-1 Trigger at the High-Luminosity LHC,” Presented at TWEPP 2024, Glasgow, UK, 2024, for the CMS Collaboration.
- [6] S. Summers, I. Bestintzanos, and G. Petrucciani, “Reconstructing jets in the phase-2 upgrade of the cms level-1 trigger with a seeded cone algorithm,” 2023. [Online]. Available: <https://arxiv.org/abs/2310.08062>
- [7] P. Odagiu, Z. Que, J. Duarte, J. Haller, G. Kasieczka, A. Lobanov, V. Loncar, W. Luk, J. Ngadiuba, M. Pierini *et al.*, “Ultrafast jet classification at the HL-LHC,” *Machine Learning: Science and Technology*, vol. 5, no. 3, p. 035017, 2024.
- [8] M. Zaheer, S. Kottur, S. Ravanchah, B. Poczos, R. R. Salakhutdinov, and A. J. Smola, “Deep sets,” *Advances in neural information processing systems*, vol. 30, 2017.
- [9] E. A. Moreno, T. Q. Nguyen, J.-R. Vlimant, O. Cerri, H. B. Newman, A. Periwal, M. Spiropulu, J. M. Duarte, and M. Pierini, “Interaction networks for the identification of boosted  $H \rightarrow bb$  decays,” *Physical Review D*, vol. 102, no. 1, p. 012010, 2020.
- [10] H. Qu and L. Gouskos, “Jet tagging via particle clouds,” *Physical Review D*, vol. 101, no. 5, p. 056019, 2020.
- [11] H. Qu, C. Li, and S. Qian, “Particle transformer for jet tagging,” in *International Conference on Machine Learning*. PMLR, 2022, pp. 18281–18292.
- [12] A. Wang, A. Gandrakota, J. Ngadiuba, V. Sahu, P. Bhatnagar, E. E. Khoda, and J. Duarte, “Interpreting Transformers for Jet Tagging,” *arXiv preprint arXiv:2412.03673*, 2024.
- [13] Z. Que, M. Loo, and W. Luk, “Reconfigurable acceleration of graph neural networks for jet identification in particle physics,” in *2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)*. IEEE, 2022, pp. 202–205.
- [14] Z. Que, M. Loo, H. Fan, M. Pierini, A. Tapper, and W. Luk, “Optimizing graph neural networks for jet tagging in particle physics on FPGAs,” in *2022 32nd International Conference on Field-Programmable Logic and Applications (FPL)*. IEEE, 2022, pp. 327–333.
- [15] Y. Zhang, Y. Cheng, and Y. Gao, “ParticleNet for Jet Tagging in Particle Physics on FPGA,” in *BenchCouncil International Symposium on Intelligent Computers, Algorithms, and Applications*. Springer, 2023, pp. 244–253.
- [16] C. Sun, T. K. Arrestad, V. Loncar, J. Ngadiuba, and M. Spiropulu, “Gradient-based automatic mixed precision quantization for neural networks on-chip,” *arXiv preprint arXiv:2405.00645*, 2024.
- [17] C. Sun, Z. Que, V. Loncar, W. Luk, and M. Spiropulu, “da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs,” *arXiv preprint arXiv:2507.04535*, 2025.
- [18] The CMS Collaboration, “The Phase-2 Upgrade of the CMS Level-1 Trigger,” CERN, Geneva, Tech. Rep., 2020, final version. [Online]. Available: <https://cds.cern.ch/record/2714892>
- [19] J. Ngadiuba, V. Loncar, M. Pierini, S. Summers, G. Di Guglielmo, J. Duarte, P. Harris, D. Rankin, S. Jindariani, M. Liu *et al.*, “Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml,” *Machine Learning: Science and Technology*, vol. 2, no. 1, p. 015001, 2020.
- [20] Y. Umuroglu, N. J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers, “FINN: A framework for fast, scalable binarized neural network inference,” in *Proceedings of the 2017 ACM/SIGDA international symposium on field-programmable gate arrays*, 2017, pp. 65–74.
- [21] H. Fan, S. Liu, M. Ferianc, H.-C. Ng, Z. Que, S. Liu, X. Niu, and W. Luk, “A real-time object detection accelerator with compressed SSDLite on FPGA,” in *2018 International conference on field-programmable technology (FPT)*. IEEE, 2018, pp. 14–21.
- [22] Z. Que, H. Nakahara, E. Nurvitadhi, A. Boutros, H. Fan, C. Zeng, J. Meng, K. H. Tsoi, X. Niu, and W. Luk, “Recurrent neural networks with column-wise matrix–vector multiplication on FPGAs,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 30, no. 2, pp. 227–237, 2021.
- [23] W. Snyder, P. Wasson, D. Galbi, and et al, “Verilator,” Veripool, repository: <https://github.com/verilator/verilator>. [Online]. Available: <https://verilator.org>
- [24] M. Pierini, J. M. Duarte, N. Tran, and M. Freytsis, “Hls4ml lhc jet dataset (150 particles),” Jan. 2020. [Online]. Available: <https://doi.org/10.5281/zenodo.3602260>
- [25] E. Coleman, M. Freytsis, A. Hinzmann, M. Narain, J. Thaler, N. Tran, and C. Vernieri, “The importance of calorimetry for highly-boosted jet substructure,” *Journal of Instrumentation*, vol. 13, no. 01, p. T01003, jan 2018. [Online]. Available: <https://dx.doi.org/10.1088/1748-0221/13/01/T01003>
- [26] C. Sun, J. Ngadiuba, M. Pierini, and M. Spiropulu, “Fast jet tagging with mlp-mixers on fpgas,” *Machine Learning: Science and*

- Technology*, 2025. [Online]. Available: <http://iopscience.iop.org/article/10.1088/2632-2153/adf596>
- [27] J. Weitz, D. Demler, L. McDermott, N. Tran, and J. Duarte, “Neural architecture codesign for fast physics applications,” *Machine Learning: Science and Technology*, vol. 6, no. 3, p. 035009, jul 2025. [Online]. Available: <https://dx.doi.org/10.1088/2632-2153/ade0e1>
- [28] P. Odagiu, Z. Que, J. Duarte, J. Haller, G. Kasieczka, A. Lobanov, V. Loncar, W. Luk, J. Ngadiuba, M. Pierini, P. Rincke, A. Seksaria, S. Summers, A. Sznajder, A. Tapper, and T. K. Årrestad, “Ultrafast jet classification at the hl-lhc,” *Machine Learning: Science and Technology*, vol. 5, no. 3, p. 035017, Jul. 2024. [Online]. Available: <http://dx.doi.org/10.1088/2632-2153/ad5f10>